The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
Valiosys links with TNI to 'lead' design and verification
![]() |
Valiosys links with TNI to 'lead' design and verification
By Peter Clarke, EE Times UK
September 27, 2001 (10:59 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010927S0032
Continuing consolidation in the French EDA industry has created what is claimed to be one of the world's leading design and verification players. In June, Valiosys merged with Arexsys. Now Valiosys has merged with Techniques Nouvelle d'Informatique (TNI), creating TNI-Valiosys. This has resulted in a 70-person company with both product and expertise spanning formal verification, hardware-software co-design and computer aided software engineering. Marc Frouin, previously CEO of Valiosys, becomes CEO of the new company, while TNI's co-founders become general managers. Frouin says an extra $4m has been invested into TNI-Valiosys by a team of venture capital firms based around those that originally backed Arexsy and Valiosys. TNI-Valiosys claims to have expertise ranging from real-time object-oriented development languages, modelling, formal validation and code generation to system-on-chip design. The company's products include imProve-H DL, which combines elements of model checking and formal theorem proving, and is based on formal verification technology known as "linear programming validation". Since acquiring Arexsys, Valiosys has been shipping the Arexsys-developed ArchiMate, a design tool it claims can take a chip design from an early functional description to synthesisable HDL code. It supports C and VHDL languages, with SystemC 2.0 support expected. TNI's product line includes design tools for real-time and distributed systems software and design tools for industrial control command systems. Frouin said: "TNI's expertise in critical software engineering strengthens Valiosys' position as a supplier of semiconductor design and verification technologies, and enables us to become one of the world's leading companies in the field. There is an opportunity to bring the system application knowledge down to the co-design and semiconductor knowledge." Peter Clarke is European correspondent for US sister n ewspaper EETimes.
Related News
- Calypto's Industry Expands Lead in ESL Verification with Latest SLEC Release
- TNI-Valiosys and TransEDA Join Forces to Better Serve the Verification and Validation Markets
- TNI-Valiosys and Verisity Join Forces to Deliver a Combined Static and Dynamic Verification Sub-flow; Integration Boosts the Quality and Time-to-Market of SOC Designs
- TNI and Valiosys develops system level formal verification and co-design solutions.
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |