SureCore SRAMs design-ready, says CEO
Peter Clarke, EETimes Europe
October 06, 2016
First tape-outs could come as soon as the first quarter of 2017 for memory intellectual property licensor SureCore Ltd. (Sheffield, England), according to company CEO, Paul Wells.
SureCore is ready to supply all the necessary materials to enable design-in of its SRAMs for both ST's 28nm FDSOI process and the 40ULP process from TSMC, he said.
The company has been developing its technology after being founded in 2011. Paul Wells, told EE Times Europe that to license IP successfully it is necessary to have silicon-proven design as multiple EDA views, models and libraries.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- Rapidus Set to Open 2-nm Pilot Fab, CEO Says
- CEO interview: Paul Wells of SureCore on low power memory and China
- sureCore pushes the SRAM voltage envelope to below 0.5V for the first time
- EU chip plan would cost €500bn, says NXP CEO
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks