SureCore SRAMs design-ready, says CEO
Peter Clarke, EETimes Europe
October 06, 2016
First tape-outs could come as soon as the first quarter of 2017 for memory intellectual property licensor SureCore Ltd. (Sheffield, England), according to company CEO, Paul Wells.
SureCore is ready to supply all the necessary materials to enable design-in of its SRAMs for both ST's 28nm FDSOI process and the 40ULP process from TSMC, he said.
The company has been developing its technology after being founded in 2011. Paul Wells, told EE Times Europe that to license IP successfully it is necessary to have silicon-proven design as multiple EDA views, models and libraries.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- Rapidus Set to Open 2-nm Pilot Fab, CEO Says
- CEO interview: Paul Wells of SureCore on low power memory and China
- sureCore pushes the SRAM voltage envelope to below 0.5V for the first time
- EU chip plan would cost €500bn, says NXP CEO
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards