SureCore SRAMs design-ready, says CEO
Peter Clarke, EETimes Europe
October 06, 2016
First tape-outs could come as soon as the first quarter of 2017 for memory intellectual property licensor SureCore Ltd. (Sheffield, England), according to company CEO, Paul Wells.
SureCore is ready to supply all the necessary materials to enable design-in of its SRAMs for both ST's 28nm FDSOI process and the 40ULP process from TSMC, he said.
The company has been developing its technology after being founded in 2011. Paul Wells, told EE Times Europe that to license IP successfully it is necessary to have silicon-proven design as multiple EDA views, models and libraries.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- Rapidus Set to Open 2-nm Pilot Fab, CEO Says
- CEO interview: Paul Wells of SureCore on low power memory and China
- sureCore pushes the SRAM voltage envelope to below 0.5V for the first time
- EU chip plan would cost €500bn, says NXP CEO
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models