Movidius licenses Allegro DVT's multi-format video encoder IP for its next generation low-power machine vision systems-on-chip (SoCs)
Grenoble - October 26th, 2016 - Allegro DVT, a leading provider of video codec hardware (RTL) IP solutions, today announced that Movidius, the leader in high performance computer vision technology for connected devices, has chosen Allegro DVT's multi-format H.264/AVC, H.265/HEVC and JPEG encoder IP for integration into System-on-Chips (SoCs) targeted at Movidius next-generation ultra-low power machine vision platforms.
The Movidius award-winning Myriad family of vision processing units (VPUs) feature advanced machine intelligence algorithms implemented in a unique parallel programming architecture specifically targeted at vision processing applications with stringent requirements for real-time, high-performance and ultra-low power. By adding Allegro DVT's video encoder IP to its SoCs, Movidius is able to complement its machine vision platforms with high quality video compression into H.264/AVC, H.265/HEVC and JPEG at resolutions up to 4K.
"Allegro DVT was able to offer a feature-rich encoder IP solution which perfectly meets our requirements for high video quality and ultra-low power consumption. Furthermore, we were impressed by the ease of which the IP can be integrated in our SoCs." commented Sean Mitchell, COO of Movidius.
Pierre Marty, CEO of Allegro DVT, commented: "We are proud to have been selected by Movidius, a company that is at the forefront of the machine vision revolution. The unique scalable architecture of our video encoder IPs makes them easy to integrate both from HW and SW point of view and enables our customers to quickly develop and bring to market cutting edge SoCs with best in class video quality and power consumption."
Visit Allegro DVT at ARM TechCon 2016, booth 213, October 26-27 in Santa Clara Convention Center, CA, to learn more about our video IP solutions.
To learn more about Allegro DVT's multi-format encoder IP, visit www.allegrodvt.com
About Movidius
Movidius is the leader in high performance, ultra-low power computer vision technology for connected devices. By marrying sophisticated software algorithms to a powerful, purpose-built Vision Processing Unit (VPU), Movidius brings new levels of visual intelligence to smart devices. Movidius' dedicated machine vision solutions enable a new wave of intelligent and contextually aware devices including drones and AR/VR devices. On September 5th, 2016, Intel announced plans to acquire Movidius, with the deal expected to close this year.
About Allegro DVT
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, H.265/HEVC, AVS2 and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit Allegro DVT's website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Montage Technology Licenses Allegro DVT's Latest Multi-Format Video Encoder IP for Next Generation Set-Top Box Chips
- Anyka Microelectronics Selects Allegro DVT's Multi-format Video Encoder IP
- Allegro DVT Launches a New Generation of High-Performance Multi-Format Video Encoder IP for 4K/8K Video Resolutions
- Allegro DVT Launches a new High-Performance, Multi-Format Video Encoder IP for 4K/UHD Video Resolutions and Beyond
- Allegro DVT Introduces New Lightweight Multi-Format Video Encoder IP
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |