TSMC Likely to Lock up Apple A10, A11 Orders
Alan Patterson, EETimes
10/26/2016 00:00 AM EDT
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC) will probably make nearly all of the A10 and A11 processors for Apple this year and next because of a competitive advantage the Taiwan foundry has gained in packaging technology, according to analysts.
TSMC has been ramping its InFO (Integrated Fan Out) packaging for Apple's A10 processor used in the new iPhone 7 smartphone. InFO uses fan out wafer level packaging rather than a flip-chip substrate to provide a 20% reduction in package thickness, a 20% speed gain and 10% better thermal performance.
The commercialization of this advanced packaging technology shifts semiconductor manufacturing into the “more than Moore” era as Moore’s Law is expected to reach its physical limits at 5nm design rules. TSMC has become the first with the new focus on packaging that increases chip I/O density beyond traditional ball-grid array technology by allowing multiple chips to be combined without an intervening substrate.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- TSMC Wins All Apple's A10 Chip Business, Report Says
- Apple A9 Orders Pivot to TSMC
- TSMC signs up Apple for three-year FinFET deal
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Intel to place US$14 billion orders with TSMC, says report
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset