ARM Fellow Surveys Moore's Law
Researcher remains upbeat despite challenges
Rick Merritt, EETimes
10/27/2016 02:00 AM EDT
SANTA CLARA, Calif. — Chip makers used to laugh at Greg Yeric’s idea for boosting Moore’s law. It was too difficult and risky. Now they’re researching it.
The experience of the ARM fellow is another sign that engineers are leaving no stone unturned in their efforts to keep making smaller, faster chips. Yeric expressed optimism for several more generations of semiconductors although he was frank about the challenges ahead, speaking in an interview after a keynote talk at the ARM Tech Con here.
Traditional cost reductions are coming more slowly as power savings and performance increases become harder to find, Yeric said in his talk. Engineers need to scan a wide field of new materials and processes and manage an increasing pace of change affecting the whole supply chain, he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset