2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
ARM Fellow Surveys Moore's Law
Researcher remains upbeat despite challenges
Rick Merritt, EETimes
10/27/2016 02:00 AM EDT
SANTA CLARA, Calif. — Chip makers used to laugh at Greg Yeric’s idea for boosting Moore’s law. It was too difficult and risky. Now they’re researching it.
The experience of the ARM fellow is another sign that engineers are leaving no stone unturned in their efforts to keep making smaller, faster chips. Yeric expressed optimism for several more generations of semiconductors although he was frank about the challenges ahead, speaking in an interview after a keynote talk at the ARM Tech Con here.
Traditional cost reductions are coming more slowly as power savings and performance increases become harder to find, Yeric said in his talk. Engineers need to scan a wide field of new materials and processes and manage an increasing pace of change affecting the whole supply chain, he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks