CAN Bus Design IP from CAST Now Bundles In Avery Verification IP
November 2, 2016 -- Semiconductor design and verification intellectual property providers CAST, Inc. and Avery Design Systems have partnered to deliver a robust, pre-configured, pre-verified, easy-to-use solution bundle for system developers needing a CAN FD bus controller for automotive and industrial applications.
The new CAN Bus Solution Bundle includes the CAN 2.0 & CAN FD Bus Controller Core from CAST—one of the earliest and most tested such cores available—and the CAN-Xactor VIP from Avery—one of the most comprehensive CAN 2.0 and CAN FD verification suites available—along with a one-month free license to CAN-Xactor.
About the CAN Bus Solution Bundle
Available now through CAST, the CAN 2.0 and FD bundle with 30-day free VIP license is pre-configured to give system developers an immediate, “out of the box” way to evaluate the CAN IP against all applicable industry specifications. An easy, cost-effective license offered through CAST or Avery then allows developers to conveniently use the same VIP suite to verify the correct operation of the CAN bus as their system development progresses.
The CAN Bus Controller Core in the bundle is developed by Fraunhofer IPMS and licensed and supported by CAST. It was among the first soft IP cores available for ASICs and FPGAs. Running on CAST’s CAN FD Reference Design, it has already undergone the real-world-like testing of three CAN In Automation (CIA) Plug Fests, more than any other core. This includes proven operation with physical transceivers from all popular physical CAN FD transceivers, including those from Denso Automotive, Infineon Technologies, NXP Semiconductors, and On Semiconductor.
“We’ve already licensed this CAN design IP to more than 20 companies this calendar year who have recognized it as the most feature-rich, plug-fest-proven, transceiver-independent CAN FD controller available,” said Nikos Zervas, chief executive officer of CAST. “Now with the respected, world-class VIP from Avery bundled into this solution package, designers can get to work even quicker, confident in the correct operation of this drop-in CAN controller solution.”
The Avery CAN2.0 and FD VIP suite included in the bundle supports the latest ISO specifications including the recent 11898-2 revision. It includes a comprehensive set of models and compliance testsuites for all modes in the specifications. The class-leading VIP is developed in native SystemVerilog UVM, and includes traffic generation, protocol checking, and coverage.
“The CAN FD IP CAST offers is clearly among the best available, and we’re proud to couple our popular verification IP package with it to help designers quickly prove they’re working with a solid, trustworthy CAN controller,” said Chris Browy, vice president of sales and marketing at Avery. “Later that same VIP package can help verify that the CAN network is functioning correctly within even the most complex automotive or industrial systems.”
Availability and Licensing
The new CAN Bus Solution Bundle is available now through CAST. Visit the CAST website (www.cast-inc.com) to learn more, then contact CAST to arrange an evaluation or discuss licensing (info@cast-inc.com, +1 201.391.8300).
To learn more about Avery Design Systems, visit www.avery-design.com, call +1 978. 851.3627, or email sales@avery-design.com.
|
Avery Design Systems Hot Verification IP
Related News
- CAST introduces the First CANsec IP Core for CAN XL Bus Security
- CAST And Avery Design Systems Expand IP Partnership to Support Next Generation High-Bandwidth Automotive Networking And Control Systems
- CAST and Fraunhofer IPMS Introduce CAN XL Bus Controller IP Core
- CAST CAN 2.0/FD Bus IP is Safety-Ready with ISO 26262 Certification
- CAST Expands CAN Bus Solutions Suite with New PHY Daughter Card
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |