Creonic Delivers New CCSDS LDPC Forward Error Correction IP Core
Kaiserslautern, Germany, Nov. 10, 2016 – Creonic GmbH today announced immediate availability of the new CCSDS AR4JA LDPC encoder and decoder IP core, following initial delivery to the first customer. The new core provides block length and code rate flexibility, complementing the field-proven CCSDS LDPC (8160, 7136) encoder and decoder IP core. It extends Creonic’s broadest product portfolio of LDPC IP cores on the market.
The CCSDS AR4JA LDPC codes are well known for their outstanding error correction performance when compared to other LDPC-based standards. Even though the CCSDS standard is meant for satellite communication in the first place, the unique properties of the IP core makes it the ideal fit for further applications with highest demands on error correction performance.
The forward error correction solution allows for throughputs of more than 200 Mbit/s. Payload block lengths of 1,024, 4,096 and 16,384 bits are supported. Each block length supports code rates 1/2, 2/3 and 3/4, resulting in nine LDPC codes overall. The cores are equipped with easy-to-use AXI4-Stream interfaces.
The new CCSDS IP core is available for ASIC and FPGA (Xilinx and Altera) technologies either as plain or encrypted source code. In addition, the core comes with HDL simulation models, self-checking testbench, bit-accurate Matlab, C or C++ simulation model and comprehensive documentation.
For more information, please visit the product page or contact us.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, LTE-A, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
- CCSDS 231.0-B-3 LDPC Encoder and Decoder IP Core from Creonic Now Available
- Hardent Launches New DisplayPort 1.4 Forward Error Correction IP Cores
- Xilinx Announces LDPC Error Correction IP Fundamental to Enabling Next Generation Flash-Based Applications for the Cloud and Data Center Storage Market
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |