Brite Semiconductor Announces DDR4 IP Achieve 2400 Mbps on SMIC 40nm Process
Shanghai, China—November 15, 2016—Brite Semiconductor (“Brite”) announced today, the YouPHY-DDR DDR4, DDR3/LPDDR3 subsystem had been silicon proven on SMIC 40nm low leakage process. According to the silicon data, the data rate of YouPHY-DDR reached to 2400Mbps in DDR4 protocol and 2133Mbps in DDR3/LPDDR3 with low power and small area successfully.
DDR4 2400Mbps Eye Diagram
LPDDR3 2133Mbps Eye Diagram
YouPHY-DDR is a complete DDR subsystem provided by Brite, including not only controller, PHY and IO, but also corresponding tuning and configuration software. And this solution can support DDR3, LPDDR3, DDR4 and LPDDR4 combo PHY with the data rate from 2133Mbps to 3200Mbps. YouPHY-DDR is developed on40nm to 28nm process respectively and delivers an unbeatable combination of DDR high speed and low power performance. With patented dynamic self-calibrating logic (DSCL) and dynamic adaptive bit calibration (DABC) technology, YouPHY-DDR can automatically compensate chip/package/board/memory PVT variation and bit-bit skew. YouPHY-DDR delivers the highest DDR performance, the smallest area and the shortest time-to-market.
Based on the unique technology, Brite will continue to provide customers with advanced DDR interface IP solution with highest performance and reliability, and its 28nm DDR/LPDDR4 which can achieve 3200Mbps will pass silicon proven very soon. We trust YouPHY-DDR will be your best choice for DDR interface IP.
For more information, please visit our homepage www.britesemi.com or contact us via sales_bs@britesemi.comdirectly.
About Brite Semiconductor
Brite Semiconductor is a world-leading ASIC design services company, providing customers with ULSI ASIC/SoC chip design and manufacturing services. Brite Semiconductor was co-founded by Semiconductor Manufacturing International Corporation and Open-Silicon, as well as venture capital firms from China and abroad. As the strategic partners, SMIC and Open-Silicon provide Brite Semiconductor with strong technical and manufacturing support. Targeted at 90nm/65nm/40nm and high-end SoC design services, Brite Semiconductor provides flexible turn-key service from RTL/netlist to chip delivery, and seamless, low-cost, and low-risk solutions to customers.
|
Brite Semiconductor Hot IP
Related News
- Brite Semiconductor Achieves First-Pass Silicon Success with SMIC's 40nm Process
- Brite Semiconductor Releases ONFI 4.2 IO and Physical Layer IP based on SMIC 14nm FinFET Process
- Brite Semiconductor, Naneng Microelectronics and Corigine Collaborate to Release Complete USB 3.0 IP Solution
- Cadence Announces DDR4 and LPDDR4 IP Achieve 3200 Mbps on TSMC 16nm FinFET Plus Process
- SMIC and Brite Semiconductor Tape Out Low Leakage 40nm Test Chip Based on a Dual-Core ARM Cortex-A9 Processor
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |