Samsung Defection From ARM to RISC-V
Could Samsung be the first big defection from ARM since the SoftBank takeover?
It was always thought that, when ARM relinquished its independence, its customers would look around for other alternatives.
The nice thing about RISC-V is that it’s independent, open source and royalty-free.
And RISC-V is what Samsung is reported to be using for an IoT CPU in preference to ARM.
Now SoftBank made a point of saying that its take-over of ARM was to get into IoT. If Samsung is now going to RISC-V for its IoT CPU, this affects the scale of Softbank’s aspirations and may persuade others to defect to RISC-V.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- Arm China's ex-CEO sets up RISC-V company
- Controversial former Arm China CEO founds RISC-V chip startup
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Nordic combines Arm and RISC-V for "remarkable" EEMBC benchmarks
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
- intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies