Process Detector (For DVFS and monitoring process variation)
eSilicon Takes TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
Enabling the Expanding Cloud: High-Bandwidth Memory and 2.5D Solutions
SAN JOSE, Calif. — November 29, 2016 — eSilicon Corporation, a leading independent semiconductor design and manufacturing solutions provider, was presented the 2016 TSMC OIP Ecosystem Forum Customers’ Choice Award for best paper earlier this month. The paper, Enabling the Expanding Cloud: High-Bandwidth Memory and 2.5D Solutions, was delivered at TSMC’s Open Innovation Platform® Ecosystem Forum on September 22, 2016 in San Jose, CA. The award is based on the popular vote by attendees.
Tom Quan, TSMC director, Open Innovation Platform® Marketing presents the TSMC OIP Customers’ Choice Award to Lisa Minwell, eSilicon senior director, IP Marketing. Minwell presented Enabling the Expanding Cloud: High-Bandwidth Memory and 2.5D Solutions at TSMC’s Open Innovation Platform® Ecosystem Forum on September 22, 2016 in San Jose, CA. The award is based on the popular vote by attendees.
“Adoption of 2.5D requires advanced technology from TSMC, relevant IP and strong design support capability. We’re delighted to be working with eSilicon to enable our mutual customers to access TSMC advanced packaging technology,” said Suk Lee, senior director, Design Infrastructure Marketing Division at TSMC.
“We have a strong pipeline for HBM/2.5 solutions with several customer designs underway right now,” said Lisa Minwell, eSilicon’s senior director, IP marketing. “It’s gratifying to see our technology, design and delivery capability validated by the attendees at the TSMC OIP event.”
eSilicon has been at the forefront of 2.5D/HBM technology for years. Its high-bandwidth memory design (using HBM1) connected devices were first assembled in 2013. eSilicon has been active in the space since then with organic interposer technology, silicon interposer technology, non-interposer-based technologies and the IP needed to enable these technologies — including HBM Gen1 and HBM Gen2 PHY, DLL and I/O libraries from 28nm to 16nm.
eSilicon started the MoZAIC™ program (Modular Z-Axis Integrated Circuit) in 2011, focused on enabling the IP, design capability, packaging, test methodologies and supply chain needed to ensure the lowest-risk, highest-performance device development.
About eSilicon eSilicon guides customers through a fast, accurate, transparent, low-risk ASIC journey, from concept to volume production. Explore your options online with eSilicon STAR tools, engage with eSilicon experts, and take advantage of eSilicon semiconductor design, custom IP and IC manufacturing solutions through a flexible engagement model. eSilicon serves a wide variety of markets including the automotive, communications, computer, consumer, industrial products and medical segments. Get the data, decision-making power and technology you need for first-time-right results. www.esilicon.com
|
Related News
- Open-Silicon Receives TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
- Synopsys Receives Customers' Choice Award for Paper Presented at TSMC 2020 Open Innovation Platform Ecosystem Forum
- M31 Technology Wins Customers' Choice Award for Automotive IP Paper at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Cadence Recognized with TSMC OIP Ecosystem Forum Customers' Choice Award for 3D-IC Design
- M31 Receives "Customers' Choice Award" from TSMC OIP Forum 2014
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |