RISC-V Expands its Audience
Workshop attracts chip architects, execs
Rick Merritt
12/1/2016 07:20 AM EST
MOUNTAIN VIEW, Calif. — The RISC-V movement is grabbing the attention of a growing set of chip architects and semiconductor executives. Several came to the group’s fifth workshop here to gauge whether the seeds planted by a handful of academics could grow into a disruptive, commercial reality.
The group aims to spread support for its free instruction set architecture across a broad range of products. Talks at the event made clear it will take several years for the ambitious efforts to bear fruit.
Many attendees said they felt exhilarated by the prospects of free, flexible cores unencumbered by patents with an ecosystem of innovations around them. Some feared the efforts could undermine existing markets in an industry already tightening its belt in a cold winter of consolidation.
E-mail This Article | Printer-Friendly Page |
Related News
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPS Expands RISC-V Ecosystem Support to to Enable Early Software Development for Multi-threaded Cores
- Synopsys Expands Its ARC Processor IP Portfolio with New RISC-V Family
- Renesas Expands RISC-V Embedded Processing Portfolio with New Voice-Control ASSP Solution
- Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models