D32PRO, a 32-bit CPU from DCD named the Product of the Future by Polish Agency for Enterprise Development
Poland, Bytom, December 5, 2016 -- The D32PRO is a deeply embedded, fully scalable and royalty-free 32-bit RISC CPU. It’s been designed from the scratch by Digital Core Design, the company known for more than 70 other IP Cores, among them e.g. the World’s Fastest 8051 IP Core, the DQ80251. The newest DCD’s CPU features performance up to 1.52 / 2.67 DMIPS/MHz or 2.59 CoreMarks/MHz and small footprint starting at 10.6k/6.8k ASIC gates.
“Polish Product of the Future” (Polski Produkt Przyszłosci - PPP) competition has been organized annually since 1997. Since 2008, the competition and promotion of winners is co-financed by the European Union. The competition’s objective is to promote and disseminate information on achievements of innovative techniques and technologies which have the opportunity to be applied on Global market. The competition is intended for innovative enterprises, research and development units, scientific institutes, research centers and also for individual inventors from EU Member States.
The Award Gala was held on November the 30th in Warsaw, Poland, where DCD’s CEO, Mr Jacek Hanke received the award from the hands of Mrs Patrycja Klarecka, PAED’s CEO. – We’ve designed the D32PRO from the scratch, basing on our best experience both from our World’s Fastest 8051 and several other innovative IP Cores – said Jacek Hanke, CEO of Digital Core Design – the D32PRO is silicon proven, fully scalable and like all other DCD’s IP Cores – royalty-free.
DCD’s 32-bit CPU has been awarded by Polish Agency for Enterprise Development not only for the performance, small footprint (starting at 10.6k/6.8k ASIC gates) and very high clock frequency (up to 1 GHz in modern ASIC technologies) but most of all for flexible licensing methods. – Starting from 1999, all of our IP Cores are royalty-free – said Jacek Hanke – many of our customers emphasized the lack of royalty-free 32-bit IP Cores, so… we made a step further and offer D32PRO in a royalty-free model and flexible Fast Track License.
All peripherals on board
The D32PRO has been equipped with Floating Point Coprocessor and great variety of available peripherals like e.g. USB, Ethernet, I2C, SPI, UART, CAN, LIN, RTC, HDLC, Smart Card etc. There’s no problem to add other peripherals to the CPU.
3-stage pipeline – ultimate code density
The D32PRO is a universal & fully configurable solution, which effectively executes application codes both with many jumps (e.g. switch tree) and homogeneous one (e.g. arithmetic operations). This wouldn’t be possible without variable pipelining. Another innovation lies in the command list, which is based on special instructions – derivatives to the higher level language like e.g. C. That approach enabled ultimate code density, which goes in hand with short and compact command list. The D32PRO has been equipped with 13 general registers R0-R12 and most of them are being refreshed automatically after interruption. Thanks to it the CPU accelerates interrupts and context switching in the real time systems. And if it’s still not enough, the D32PRO has been equipped with 1 non-maskable and several real-time reconfigurable interrupts: like its activity, priority level and number of automatically stacked registers.
Low power for (not only) IoT
Modern 32-bit CPU should be designed with a special concern for power-performance ratio. That’s why the D32PRO emphasizes low power consumption. This wouldn’t be possible without special PMU (Power Management Unit), which dynamically controls the clock’s frequency. Thanks to it an engineer can program power-saving mode for the CPU, where all the peripherals will be working with nominal clock. Moreover, the CPU itself can be moved to the STOP mode, with the clock detached from it. Then it can return to the normal mode by an interrupt from any peripheral. There’s no problem for the CPU to switch off the peripherals which are unused at the moment, and the same save additional power.
Debugger – Bootloader
The D32PRO, similarly to DCD’s 8051 IP Cores, is delivered with a built-in hardware debugger. But this special solution has been tailored for 32-bit CPU, that’s why it enables full control from Eclipse level (complete Eclipse debugging system, GCC => USB 2.0 cable => D32PRO). Moreover, in DCD’s debugger only two pins have been used, when in competitive solutions communication requires the use of at least 5 pins (JTAG). The hardware bootloader unit enables firmware program memory saving directly from external Flash memory connected through an SPI interface. Moreover, the bootloader has been equipped with a hardware encryption tool stored in non-volatile memory. It can significantly protect firmware against reverse engineering.
More information: www.dcd.pl
|
Digital Core Design Hot IP
Related News
- D32PRO, fully scalable & royalty-free 32-bit CPU from DCD
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
- Renesas Selects Andes RISC-V 32-Bit CPU Cores for its First RISC-V Implementation of ASSPs
- Renesas Unveils RXv3 CPU Core with Industry-Leading Performance: Powering Up New 32-Bit RX MCU Families
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |