TSMC, IBM Detail 7-nm Work
Separate talks upbeat on EUV lithography
Rick Merritt, EETimes
12/6/2016 10:30 AM EST
SAN FRANCISCO — Like presents under a Christmas tree, separate papers on 7-nm process technology from TSMC and IBM energized a packed ballroom on the first day of the International Electron Devices Meeting (IEDM). They showed results nudging forward both Moore’s law and extreme ultraviolet lithography (EUV).
TSMC reported the smallest 6T SRAM to date in a process that it aims to put into risk production by April. IBM described the smallest FinFET made to date in a research device made with EUV.
Conference organizers highlighted the papers in October as late-news headliners for the event. Nevertheless, both companies surprised some attendees with more upbeat results than expected.
IBM showed FinFETs with contacted poly pitch of 44/48 nm, a metallization pitch of 36 nm, and a fin pitch of 27 nm. One device included a source-to-drain contact opening of about 10 nm and a gate length of about 15 nm.
E-mail This Article | Printer-Friendly Page |
Related News
- Synopsys Delivers Automotive-Grade IP in TSMC 7-nm Process for ADAS Designs
- TSMC Certifies Synopsys Design Platform for High-performance 7-nm FinFET Plus Technology
- Synopsys Successfully Tapes Out Broad IP Portfolio for TSMC 7-nm FinFET Process
- Synopsys IC Compiler II Certified for TSMC's Advanced 7-nm FinFET Plus Node
- Synopsys' IC Compiler II Completed Certification for TSMC's 7-nm Process Technology
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models