English
Smartlogic PCI Express DMA IP Cores now available for Intel FPGAs
The new releases of Multichannel DMA IP Cores for PCI Express® now support Intel FPGAs and contain important features that greatly simplify the DMA transmission of several independent videodatastreams or Coprocessor applications.
Holzgerlingen, Germany -- December 8, 2016 – Smartlogic today announced the immediate availability of its PCI Express® DMA IP cores for Intel FPGAs (formerly Altera).
The proven DMA IP Cores for Xilinx FPGAs are now available for Intel FPGAs. Evaluations can be downloaded from the Smartlogic Website for the Arria V and Cyclone V Demoboards from Intel. Arria 10 Device support is expected to be available by January 2017.
„The support of Intel FPGAs demonstrates our continuous development in our PCI Express DMA IP Cores.“, said Thomas Zerrer, CEO of Smartlogic. „The success of the originally Xilinx based IP Cores made this decision very easy in order to extend our market share.“
The DMA IP Core family targets not only the growing field of streaming applications. Due to the integrated DMA Read Module it is possible to realize Co-Processor applications, where the IP Core reads data from a datasource, processes the data and writes it to the target.
Learn More:
Visit Smartlogic’s Website (http://smartlogic.de/en/our-range-of-services/dma-ip-cores-for-pci-express/) to download the datasheets.
|
||||||
Related News
- Smartlogic Announces PCI Express Multichannel DMA IP Core optimized for Video Streaming
- Xilinx Kintex UltraScale FPGAs are First 20nm Devices to Achieve PCI Express Compliance
- Microsemi Announces PCI Express 2.0 SIG Certification for the Industry's Lowest Power SmartFusion2 SoC FPGAs and IGLOO2 FPGAs
- PLDA and Aldec Announce PCI Express DMA IP Supporting Advanced Verification Tools for FPGA Development
- LatticeECP2M FPGA Enables Low Cost PCI Express Bridge for VOIP Platforms Based on Intel Architecture
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |