7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Arasan Chip Sytems Announces Xilinx Alliance Program Membership
Arasan Chip Systems, a leading provider of semiconductor IP for mobile and automobile SoCs, announces its membership in the Xilinx Alliance Program with support for MIPI and storage IP cores on the Xilinx UltraScale+ family.
Dec 8, 2016. San Jose, CA. Arasan today announced participation in the Xilinx Industry Alliance Program with immediate support for MIPI camera, imaging and audio IP controllers, and the latest JEDEC eMMC 5.1 Host Controller.
All Arasan cores in the Xilinx Alliance Program have been implemented with Vivado Design Suite and UltraScale+ technology. The initial release includes MIPI CSI-2 host and device controllers, MIPI DSI host and device controllers, MIPI Soundwire Master controller, and the combination SD3.0 + SDIO3.0 + eMMC5.1 Host controller. Arasan IP cores for ONFI, UFS and USB are in design and will become available in the next few weeks.
Arasan’s Total IP Solutions have supported Xilinx FPGA for over ten years with hundreds of design wins. Arasan’s Hardware Validation Platform (HVP) utilizes Xilinx FPGAs from the Virtex, Kintex and Spartan families. The new Xilinx UltraScale+ family built on 16nm FinFET provides high-speed, low power MIPI D-PHY I/O support required for both MIPI CSI-2 and DSI digital IP cores.
“Xilinx UltraScale+ will allow more of FPGA users to achieve SoC performance with Arasan IP Cores,” said Ron Mabry, VP of Worldwide Sales.
"As a long time IP provider to Xilinx customers, we are pleased to have Arasan formally join our Alliance Program,” Hanneke Krekels, Xilinx Director for Test, Measurement & Emulation.
Visit Xilinx.com for more information
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile and the next generation of Smart applications from home to automobile. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
About the Xilinx Alliance Program
The Xilinx Alliance Program is a worldwide ecosystem of qualified companies collaborating with Xilinx to further the development of All Programmable technologies. Leveraging open platforms and standards, Xilinx has built this ecosystem to meet customer needs and is committed to its long-term success. Comprised of IP providers, EDA vendors, embedded software providers, system integrators, and hardware suppliers, Alliance members help accelerate design productivity while minimizing risk.
|
Arasan Chip Systems Hot IP
Related News
- LeapMind Announces Participation in Alliance Program of Xilinx, a Major US FPGA Innovator
- EasyIC announces it is now a member of the Xilinx Alliance Program
- Omnitek's video IP-cores prove a hit with Xilinx customers
- Xilinx and Over 30 Alliance Program Members to Showcase Zynq All Programmable SoC Solutions at Embedded World 2015
- Creonic Joins Xilinx Alliance Program
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |