TSMC Plans New Fab for 3nm
Alan Patterson, EETimes
12/12/2016 00:00 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC) said that it plans to build its next fab for chips made at the 5-nm to 3-nm technology node as early as 2022 as it aims for industry leadership.
As the semiconductor industry consolidates, chipmakers TSMC, Samsung, and Intel are in a tight race to lead process technology development and grab profitable business from fabless customers such as Apple and Qualcomm. TSMC is looking more than five years ahead at a fab site in a new science park planned by the Taiwan government near the city of Kaohsiung, on the southern tip of the island.
“Taiwan’s minister of science and technology (Yang Hung-duen) met TSMC a few months ago, so we took the opportunity to present to him our future plans,” said director of corporate communications Elizabeth Sun, confirming reports in the local press citing Yang. “We wanted him to know that we need a piece of land, because the other science parks in Taiwan are pretty full.”
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Plans start for TSMC 2nm fab
- Report: TSMC's 3nm Fab Could Cost $20 Billion
- TSMC to Build 3nm Fab in Tainan Science Park
- OpenAI to tape-out on TSMC 3nm this year
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset