Process Detector (For DVFS and monitoring process variation)
PLDA Group Spins Off its QuickPlay FPGA Accelerator Activities into the Newly Formed Accelize
Growing adoption of the QuickPlay and QuickStore platforms are driving the creation of a dedicated structure to further support and accelerate the deployment of FPGA accelerators in data centers
SAN JOSE, Calif.--December 15, 2016 --PLDA Group today announced the next step in its quest to make the hardware acceleration capabilities of FPGAs available to more developers: the spin-off of its QuickPlay® and QuickStore™ activities into a newly formed Accelize™ organization.
Accelize is dedicated to developing, marketing, and supporting technologies that make FPGA accelerator boards and appliances easier to acquire, build, and use. Accelize benefits from significant initial staffing—operating in offices in the USA and Europe—and today launched a new website for it at www.accelize.com.
QuickPlay has proven itself as an effective, high-level, graphical and C/C++ tool by which software engineers can implement data flow applications in FPGA boards efficiently with no hardware design expertise. It is used in conjunction with QuickStore, a collaborative online store offering both IP blocks for integration via QuickPlay, and ready-to-use FPGA accelerators already implemented for specific hardware platforms.
“After generating positive market feedback and early customer successes, we’re ready to push this advanced technology even further,” said Arnaud Schleich, chief executive officer of PLDA Group. “FPGA accelerators are gaining momentum as key solutions for improving computing performance while reducing data center energy loads, yet they remain challenging to develop or even source. Accelize solves both problems.”
Accelize accelerators exploit the massive parallel processing capability of FPGAs, and have been proven to significantly reduce the burden on CPUs for compute-intensive workloads in data centers and for cloud-based computing. Applications to date include data compression, encryption and cryptography, deep learning, and image and video processing.
Several IP blocks and accelerators are available in the Accelize QuickStore. This offering is expanding rapidly thanks to the contribution of the third-party companies part of the growing QuickAlliance partnership program.
More information about Accelize can be found on www.accelize.com or by contacting the Accelize team at info@accelize.com.
|
Related News
- CAST and PLDA GROUP Demonstrate x86-Compliant High Compression Ratio GZIP Acceleration on FPGA, Accessible to non-FPGA Experts Using the QuickPlay Software Defined FPGA Development Tool
- PLDA GROUP launches QuickStore, a unique online Marketplace for developers and users of FPGA accelerators
- CAST and Accelize Make GZIP Compression Instantly Available via Cloud-Based FPGA Accelerators
- PathPartner Technology and Accelize Announce Availability of HEVC / H.265 FPGA Decoder for QuickPlay Development Platform
- PLDA GROUP announces tighter collaboration with Xilinx on Vivado HLS to enhance software programmability of Xilinx FPGAs in QuickPlay.
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |