FotoNation and VeriSilicon Collaborate on Next Generation, Advanced Computer Vision and Computational Imaging Platform (IPU2.0)
New solutions will be showcased at CES 2017
SAN JOSE, Calif. – December 21, 2016 – Tessera Holding Corporation (Nasdaq: TSRA) (the “Company” or “Tessera”) today announced that its wholly owned subsidiary, FotoNation Limited, and VeriSilicon Holdings Co., Ltd. (“VeriSilicon”), have entered into an agreement to jointly develop a next generation image processing platform that offers best-in-class programmability, power, performance and area for computer vision (CV), computational imaging (CI) and deep learning. The new market-ready IP platform, named IPU 2.0 and will be available for customer license and design-in first quarter of 2017, offers a unified programing environment and pre-integrated imaging features for a wide range of applications across surveillance, automotive, mobile, IoT and more.
FotoNation’s hybrid imaging approach tightly coupled with VeriSilicon’s parallel computation capabilities makes IPU 2.0 the ideal platform to deliver industry proven computer vision, computational imaging and deep learning solutions to the market. IPU 2.0 offers differentiation via open initiatives such as: OpenVX, OpenCL, OpenCV, Caffe and TensorFlow, facilitating seamless, concurrent processing between computer vision, computational imaging and deep neural networking features. The joint technology and IP development agreement combines unique technologies from both companies and brings to market an open imaging platform preloaded with a wide range of industry proven real-time parallel-execution imaging features.
According to a recent report by the market intelligence firm, Tractica, the computer vision hardware and software market is estimated to grow from $6.6 billion in 2015 to $48.6 billion by the year 2022. Tractica credits automotive, sports and entertainment, consumer, robotics and machine vision, security and surveillance, agriculture, retail and medical markets for growing market demand for high performance, fast and low-power embedded vision solutions.
“With the introduction of IPU2.0, FotoNation and VeriSilicon are raising the bar for computer vision and computational imaging technologies by offering the best combination of programmability, power, performance and area in the market,” said Sumat Mehra, senior vice president and general manager of FotoNation. “We have teamed up with VeriSilicon to help our OEM and ODM customers accelerate the development and delivery of end-to-end integrated computer vision applications and systems with our latest CV, CI and deep learning capabilities. These new solutions fill an important need in the market as OEMs and ODMs integrate computer vision and advanced imaging applications across their product portfolios.
“VeriSilicon’s silicon proven and scalable vision processor core family has been adopted by world’s leading automotive and surveillance suppliers over the years. These highly power efficient, scalable processors with deep learning CNN technology in a unified programing environment unleashes great potential in an increasingly connected world with big data analytics and artificial intelligence.” said Weijin Dai, EVP, Chief Strategy Officer and General Manager of IP Division of VeriSilicon. “Working closely with Tessera, together we jointly provide the total solution to address the challenges in intelligent devices.”
For more information or to get an early preview of the FotoNation and VeriSilicon solutions at CES, please visit the FotoNation suite (Westgate Hotel, North Tower, Floor 23, Suite 121) or the VeriSilicon suite (Westgate Hotel, North Tower, Floor 26, Suite 121).
About Tessera Holding Corporation
Tessera Holding Corporation is the parent company of Tessera, DTS, FotoNation and Invensas. We are one of the world’s leading product and technology licensing companies. Our technologies and intellectual property are deployed, in areas such as premium audio, computational imaging, computer vision, mobile computing and communications, memory, data storage, 3D semiconductor interconnect and packaging. We invent smart sight and sound technologies that enhance and help to transform the human connected experience. For more information, call +1 408-321-6000 or visit www.tesseraholdingcorporation.com.
|
Verisilicon, Inc. Hot IP
Related News
- IRIDA Labs Partners with CEVA to Offer Advanced Computer Vision Algorithms for Ultra Low Power Devices Using CEVA-MM3101 Imaging & Vision DSP
- Inuitive Introduce NU3000 ASIC, The Industry's Most Advanced 3D imaging and computer vision processor for PCs, laptops, tablets, smartphones and consumer devices
- CEVA Enriches its Computer Vision Software Library for Flagship CEVA-MM3101 Imaging and Vision Platform
- CEVA Introduces Comprehensive Computer Vision Library Optimized for CEVA-MM3101 Imaging & Vision Platform
- StarFive's RISC-V based JH-7110 intelligent vision processing platform adopted VeriSilicon's Display Processor IP
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |