Process Detector (For DVFS and monitoring process variation)
Mantaro Introduces an Advanced Development Platform for the Altera Arria 10 SoC
New Arria 10 Networking platform enables rapid development and deployment of advanced networking and compute intensive products.
Germantown, MD, January 17, 2017 - Mantaro Networks Inc., a leading provider of telecommunications FPGA IP cores and product development services announced today the launch of an Altera Arria 10 SoC 10AS066 based standalone development platform. The network centric design is well suited for computationally intensive applications such as wireless and wireline communications, medical imaging, test and measurement, and broadcast equipment.
The Arria 10 SoC development platform has a compact footprint (8.5” x 6.75”) that is available as a standalone board or in a custom 1U enclosure. The 1U enclosure allows immediate deployment of end user applications. The board is designed with all network and user interfaces on one edge of the board and the control and power on the opposite edge allowing for use in rackmount or custom enclosure solutions. A single FMC mezzanine slot provides for application flexibility and an integrated USB Byteblaster II enables easy lab debugging.
Mantaro provides a full FPGA support package (FSP) and has available GigE, 10G, 40G and 100G ethernet IP core solutions that enable rapid integration of the high-speed network connectivity for your target application.
“With the launch of the Altera Arria 10 based development platform Mantaro is enabling product developers and engineers to focus on their core technology development,” said Jeremy Parsons, Mantaro’s CEO. “Mantaro has taken care of all of the Arria 10 specific design issues and created a platform that works well for prototyping or product development and can also be fielded.”
Front panel connectors include: Dual QSPF+ ports for 40G, Quad SFP+ ports for 10G/1G, SMA connectors for external clock and sync (1PPS/IRIG) and an FMC interface. Rear panel connectors include: GigE interface to the Arria SoC HPS, Type A USB Host port, Micro-USB port access to HPS processor, Micro-USB port for ByteBlaster II access and 1x PCIe slave interface. A data brief with details of the modules features can be downloaded from this link HTK-ARRIA-10-SOC-MOD.
Mantaro can develop custom variants of the Arria 10 platform that are optimized specifically for high volume applications. Mantaro also has a team of FPGA designers available for custom application development.
Single unit pricing for the Arria 10 Development Platform is $4,995 (USD) and it is available now.
Contact Mantaro at 301 528 2244 for further information.
|
Related News
- ReFLEX CES Introduces Alaric Instant-DevKit Based on Altera’s Arria 10 SoC
- ReFLEX CES Introduces the 1st Arria 10 SoC System-On-Module, Named "Achilles"
- Altair Semiconductor Adopts Cadence Palladium XP Platform for Advanced IoT SoC Development
- Mobiveil Targets Altera's Arria V SoCs for Its NVMStor Enterprise SSD Storage Platform
- Altera and TSMC Collaborate to Bring Advanced Packaging Technology to Arria 10 FPGAs and SoCs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |