Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
Cheetah Fine-Grained Parallelism Technology Natively Available in VCS 2017.03; Delivers Breakthrough Performance on Existing x86 CPU Server Configurations
MOUNTAIN VIEW, Calif., Jan. 30, 2017 -- Synopsys, Inc. (Nasdaq: SNPS) today announced it has extended its Verification FastForward Program to the latest 2017.03 release of its industry-leading, high-performance VCS® functional verification solution. The program enables the users of Cadence® Incisive® and Mentor Graphics® Questa® tools to quickly migrate to VCS 2017.03. This latest VCS release delivers significant simulation performance gains for large SoC designs using native FGP and additional engine optimizations for existing x86 CPU server configurations.
In March 2016, Synopsys announced the patented VCS Cheetah technology that enables FGP in simulation by utilizing many-core CPU architectures. With VCS 2017.03, this breakthrough technology as well as additional performance optimizations, have been integrated and are native to the simulation engines; therefore, no changes or disruption to the existing simulation flows are required. The performance gains can be achieved on existing x86 CPU server platforms and further optimized for user-specific hardware configurations. All existing VCS features such as NLP, X-Propagation simulation, and Verdi® debug with parallel FSDB continue to work as before with no changes necessary to the design or testbenches. Furthermore, intelligent native FGP in VCS delivers the performance boost with minimal impact on compile time and memory usage.
Synopsys is hosting a webinar on February 21, 2017, to provide further technical details on VCS 2017.03 performance innovations, including the native fine-grained parallelism technology and its highly practical use model. Registration for this webinar is available at www.synopsys.com/VCS-FGP.
"The VCS functional verification solution has led the industry in simulation performance for more than 20 years," said Manoj Gandhi, executive vice president and general manager of the Verification Group at Synopsys. "We are excited to once again deliver the next wave of simulation performance natively in VCS. We look forward to continued R&D collaborations with industry leaders to drive innovation in our Verification Continuum Platform."
Availability
General availability of VCS 2017.03 is planned in March 2017. Cadence Incisive and Mentor Questa users interested in joining the FastForward Program should contact their Synopsys representatives.
The Verification FastForward Program
The Verification FastForward Program includes technical services, training and expert verification support. Established in 2011, the program has enabled numerous verification teams to migrate to the VCS solution and has significantly improved their verification performance, effectiveness and productivity. These teams span market segments, company sizes, and geographies and are working on diverse design sizes, verification methodologies and technology nodes.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Invites Cadence Incisive and Mentor Graphics Questa Users to the Verification FastForward Program
- Acacia Communications Reduces Simulation Regression Turnaround Time by 2X Using Synopsys VCS Fine-Grained Parallelism Technology for High-Speed Optical Interconnect SoCs
- Mentor Graphics Integrates its Questa Verification Solution with Jenkins Ecosystem Enabling Maximum Regression Speed
- eInfochips Supports the Mentor Graphics' Questa(TM) Vanguard Program for AMBA AHB SystemVerilog Verification Component
- Synopsys and Mentor Graphics Release "OpenMORE" Reference Program for Evaluating IP Design Reuse and Verification
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |