Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Platform
The Palladium Z1 platform offers use-model versatility and emulation-farm readiness that can enable Cavium to increase verification throughput
SAN JOSE, Calif., 31 Jan 2017 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Cavium, Inc. has now deployed the Cadence® Palladium® Z1 enterprise emulation platform to work toward increasing verification throughput for complex designs. After conducting an extensive evaluation, Cavium decided to deploy the Palladium Z1 platform for production use. For more information on the Palladium Z1 platform, please visit www.cadence.com/palladiumz1.
Cavium had very stringent emulation requirements and chose the Palladium Z1 platform for the following reasons:
- Versatility: Offers scalability for high-complexity designs and the best use-model versatility for both real-world in-circuit and virtualized emulation, enabling hardware verification and hardware and software co-development
- Total Cost of Ownership (TCO): Provides optimal capacity density, efficiency of system utilization, dynamic resource allocation, hardware uptime reliability and a broad set of use models, which results in lower TCO
- Faster Turnaround Times: Provides predictable verification execution turnaround time for compile-allocation-execution and hardware and software debug using a state-of-the-art, massively parallel computing engine
“The continuously rising complexity of our server and networking platforms impacts our implementation and verification schedules, and timing is critical when it comes to getting high-quality products to market quickly,” said Viral Pandya, senior director, Engineering at Cavium. “The Cadence Palladium Z1 platform was the right choice for our organization because it offers scalability, reliability and emulation throughput. Using the Palladium Z1 platform, our design team can be more productive and speed product delivery.”
The Palladium Z1 enterprise emulation platform further extends the innovation within the Cadence Verification Suite and supports the company’s System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. As one of Cadence’s core verification engines, the Palladium Z1 platform is the industry's first datacenter-class emulation platform that provides enterprise-level reliability and scalability with lower total cost of ownership. The platform addresses the growing market requirement for emulation technology that can be efficiently utilized across global design teams to verify increasingly complex systems on chip (SoCs).
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Nuvoton Accelerates the Development of its MCU Designs with the Cadence Palladium Z1 Enterprise Emulation Platform
- Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
- Cadence Palladium Z1 Enterprise Emulation Platform Enables GUC to Accelerate SoC Design
- Fujitsu Adopts Cadence Palladium Z1 Enterprise Emulation Platform for Post-K Supercomputer Development
- Cadence Ushers in New Era of Datacenter-class Emulation with Palladium Z1 Enterprise Emulation Platform
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |