2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
TSMC Calls for New EDA Paradigm
Rick Merritt, EETimes
2/6/2017 01:45 PM EST
SAN FRANCISCO – Engineers need a new class of tools to keep up with the complexity of designing today’s semiconductors, said a keynoter at the International Solid State Circuits Conference (ISSCC) here Monday (Feb. 6). Separate tools need to target today’s four major markets using new techniques and assumptions including machine learning, said Cliff Hou, vice president of R&D at TSMC.
“We need a new design paradigm to overcome chip design challenges,” said Hou. “It’s time for us to evolve our design paradigm, we’ve only covered a small portion of” the design space, he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- EDA toolset parade at TSMC's U.S. design symposium
- TSMC's 3-nm Push Faces Tool Struggles
- Synopsys and TSMC Collaborate to Jumpstart Designs on TSMC's N2 Process with Optimized EDA Flows
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks