Intel Shows 2.5D FPGA at ISSCC
EMIB forms lower cost 2.5D bridge
Rick Merritt, EETimes
2/7/2017 00:01 AM EST
SAN FRANCISCO – Intel gave the most detailed look at its lower cost alternative to 2.5D packaging in a paper on its Stratix X FPGA at the International Solid State Circuits Conference (ISSCC) here. In the same session, AMD showed its Zen x86 processor sports a 10 percent smaller die than Intel’s latest 14nm CPUs.
The Stratix X uses Intel’s Embedded Multi-die Interconnect Bridge (EMIB) to link the FPGA with four external transceivers. The bridge is made using silicon die mounted in a BGA substrate which is significantly smaller than the silicon substrates used in the CoWoS process developed by TSMC and used by rival FPGA vendor Xilinx and GPU designer Nvidia.
EMIB uses a combination of 55 micron micro-bumps and 100+ micron flip-chip bumps to support up to 24 transceiver channels with 96 I/Os each. They deliver 2 Gbits/second/pin at 1.2 pJ/bit/die using a proprietary protocol.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Samsung Electronics To Provide Turnkey Semiconductor Solutions With 2nm GAA process and 2.5D Package to Preferred Networks
- Actions Technology's smart watch SoC adopted VeriSilicon's 2.5D GPU IP
- Intel Launches Altera, Its New Standalone FPGA Company
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks