Rambus Introduces High Bandwidth Memory PHY on GLOBALFOUNDRIES FX-14 ASIC Platform using 14nm LPP Process Technology
High-performance, power-efficient memory solution designed for today’s data centers
SUNNYVALE, Calif. – February 7, 2017 – Rambus Inc. (NASDAQ: RMBS) today announced the availability of its High Bandwidth Memory (HBM) Gen2 PHY developed for GLOBALFOUNDRIES high-performance FX-14TM ASIC Platform. Built on the GLOBALFOUNDRIES 14nm FinFET (14LPP) process technology, the Rambus HBM PHY is aimed at networking and data center applications and designed for systems that require low latency and high bandwidth memory. This PHY is fully compliant with the JEDEC HBM2 standard and supports data rates up to 2000 Mbps per data pin, enabling a total bandwidth of 256 GB/s to meet the needs of today’s most data-intensive tasks.
“Data center needs are continuously changing and we are at the forefront of delivering memory interface technology designed to meet today’s most demanding workloads,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces division. “Through our collaboration with GLOBALFOUNDRIES, we are delivering a comprehensive and robust solution for high-performance data center and networking applications. Our HBM offering will allow data center solution developers to bring high performance memory closer to the CPU, thus reducing latency and improving the system throughput.”
“With the rise of cloud computing and the growing needs of Big Data, the computing power of data centers is burdened more than ever and hardware manufacturers are being called upon to deliver new solutions that can meet these challenges,” said Kevin O’Buckley, vice president product development GLOBALFOUNDRIES. “Working together with Rambus enables us to provide ASIC solutions to our customers with increased memory capacity and bandwidth, with improved power efficiency. This HBM innovation complements other advanced chip to chip interfaces in our ASIC platform, including our industry leading 56G Long Reach SerDes technology.”
The Rambus HBM PHY delivers high performance with lower power consumption when compared to other memory solutions. It combines 2.5D packaging with a wider interface (1024 bits) at a lower clock speed, which results in a higher overall throughput while remaining energy efficient for even the most high-performance computing applications. Rambus experts perform complete signal and power integrity analysis on the entire 2.5D systems to ensure all signal and thermal requirements are met.
The HBM PHY is another key component in Rambus’ memory and SerDes high-speed interface IP portfolio for networking and data center applications. For additional information on Rambus Memory and Interfaces solutions, please visit rambus.com/memory-and-interfaces.
|
Related News
- Rambus Delivers High-Speed SerDes Interface Solutions on GLOBALFOUNDRIES FX-14 ASIC Platform for Data Center and Enterprise
- Rambus Announces Silicon-proven R+ DDR4 PHY on GLOBALFOUNDRIES 14nm LPP Process for Networking and Data Center Applications
- GLOBALFOUNDRIES and SiFive to Deliver Next Level of High Bandwidth Memory on 12LP Platform for AI Applications
- Rambus Announces R+ 28G Serial Link PHY on Samsung 14nm LPP Process
- Open-Silicon Announces Comprehensive High Bandwidth Memory (HBM) Gen2 IP Subsystem Solution
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |