A Roadmap to Emulation of 15 Billion Gate ICs
Dylan McGrath, EETimes
2/16/2017 07:00 PM EST
SAN FRANCISCO—Mentor Graphics Corp. is breaking with EDA’s standard procedure, rolling out an emulation platform that the company says supports a roadmap to 2022, when it will be capable of handling chip designs with 15 billion gates.
“This is not a typical EDA announcement, because we are announcing a platform that basically will carry over for five years,” said Jean-Marie Brunet a senior director of marketing at Mentor, in an interview with EE Times. “We aren't going to come back in two years and say, 'Forget what we said in 2017, here's a new platform.' Everything that we are going to do for the next four to five years is around that Veloce StratoM platform."
E-mail This Article | Printer-Friendly Page |
Related News
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1.5 Billion
- "Billion Dollar Capex Club" Forecast to Swell to 15 Companies in 2017
- S2C Prodigy Cloud Cube Enables FPGA Prototyping of 1 Billion Gate Designs
- 4 Reasons for Intel's $1.5 Billion Bet in China
- Wireless Connectivity ICs to Surpass $8 Billion in 2011 with Broadcom, Qualcomm, CSR, Texas Instruments, and Many Others Set to Reap the Rewards
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition