Xilinx Unveils Disruptive Integration and Architectural Breakthrough for 5G Wireless with RF-Class Analog Technology
New RFSoC Devices Enable 50-75% Power and Footprint Reduction for 5G Massive MIMO Radio and Millimeter-Wave Wireless Backhaul
SAN JOSE, Calif. -- Feb. 21, 2017 -- Xilinx, Inc. (NASDAQ:XLNX) today announced a disruptive integration and architectural breakthrough for 5G wireless with the infusion of RF-class analog technology into its 16nm All Programmable MPSoCs. Xilinx's new All Programmable RFSoCs eliminate discrete data converters, providing 50-75% power and footprint reduction for 5G massive-MIMO and millimeter wave wireless backhaul applications.
Large scale 2D antenna array systems will be key to the increase in spectral efficiency and network densification needed for 5G. Manufacturers must find new ways to meet stringent requirements for commercial deployment. With the integration of high performance ADCs and DACs in an All Programmable SoC, radio and wireless backhaul units can now meet previously unattainable power and form factor requirements, while increasing channel density. Additionally, RFSoC devices allow manufacturers to streamline design and development cycles to meet 5G deployment timelines.
The integrated 16nm-based RF data conversion technology includes:
- Direct RF sampling for simplified analog design, greater accuracy, smaller form factor, and lower power
- 12-bit ADCs at up to 4GSPS, high channel count, with digital down-conversion
- 14-bit DACs at up to 6.4GSPS, high channel count, with digital up conversion
"The shift to FinFET technology blends high integration density with improvements in analog device performance characteristics," said Boris Murmann, Professor of Electrical Engineering at Stanford University. "This enables the integration of leading-edge analog/RF macros using a digitally assisted analog design approach."
"The RFSoC solution from Xilinx is a game changer in the RRU/massive MIMO active antenna array market," said Earl Lum, President, EJL Wireless Research. "It also allows the company to become the preferred digital solution provider to this market for current and next generation 4G, 4.5G and 5G wireless networks."
"Integrating RF signal processing into All Programmable SoCs enables our customers to dramatically change their systems architectures. It also continues the Xilinx imperative for continuous, breakthroughs in system integration," said Liam Madden, Corporate Vice President, FPGA Development and Silicon Technology at Xilinx. "This will effectively enable our 5G customers to commercially deploy highly differentiated, large-scale, massive-MIMO and millimeter-wave backhaul systems. Our new RFSoC architecture comes at the perfect time, addressing this urgent problem in 5G development."
To learn more about the All Programmable RFSoC architecture visit: www.xilinx.com/rfsoc
About Xilinx
Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, RFSoCs and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, SDN/NFV, Video/Vision, Industrial IoT, and 5G Wireless. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Introduces Breakthrough Zynq RFSoC DFE for Mass 5G Radio Deployments
- MegaChips Unveils Breakthrough 16nm Analog ASIC for 5G and Other High-Speed Applications
- Xilinx Delivers Zynq UltraScale+ RFSoC Family Integrating the RF Signal Chain for 5G Wireless, Cable Remote-PHY, and Radar
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
- IDT Announces Wireless 5G Technology Solutions for Xilinx Devices
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |