Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions
Latest IP, Development Platforms and Resources Enable New Video Bridging Capabilities Supporting a Variety of MIPI Interfaces
PORTLAND, Ore.--Feb. 21, 2017-- Lattice Semiconductor Corporation (NASDAQ:LSCC), the leading provider of customizable smart connectivity solutions, today announced the expansion of its Lattice CrossLink™ programmable ASSP (pASSP) solutions to enable new video bridging capabilities with the release of three new CrossLink intellectual property (IP) and two new CrossLink demonstration platforms showcasing MIPI® DSI to LVDS and CMOS to MIPI CSI-2. Reinforcing Lattice’s commitment to provide bridging solutions for consumer, industrial, and automotive applications, the company has optimized existing CrossLink IP to save logic resources and lower power consumption.
The CrossLink product was designed to address the challenges of today’s rapidly changing I/O landscape by offering designers a new way to develop high performance, low power and compact bridging solutions. Since the product introduction less than a year ago, Lattice has seen strong interest from customers to expand beyond typical early applications of the CrossLink product for simple interface conversion, merging and muxing of image sensors, application processors and displays.
By optimizing existing IP, leveraging new IP and development platforms, along with additional resources, Lattice can offer more solutions for a greater variety of bridging applications that captures the best of both worlds with the combined the flexibility and fast time to market of an FPGA and the power and functional optimization of an ASSP.
“The new CrossLink IP and solutions will enable our customers to adopt cameras and displays with the latest mobile interface technology to reduce overall system cost, power and size, while accelerating the design cycle of their next-generation products,” said C.H. Chee, senior director of marketing, mobile & consumer division at Lattice Semiconductor. “As inventors of the first programmable bridging device, and the world’s fastest MIPI D-PHY bridging device, Lattice is committed to delivering a low cost bridging solution with the highest bandwidth, lowest power and smallest footprint.”
Key features of the new CrossLink pASSP IP solutions include:
New IPs
- One Input to One Output MIPI CSI-2 Camera Interface Bridge enables better connectivity and improved signal integrity over connectors, large PCBs and flex cabling. It also provides programmability for data packet repair or additional packet transmissions.
- One Input to Two Output MIPI CSI-2 Camera Splitter Bridge enables video data from a single image sensor to go to two sources.
- 4:1 MIPI CSI-2 Camera Aggregator Bridge allows four CSI-2 cameras to be connected to a single CSI-2 interface on the processor. Two image sensors are merged together in a left/right format. A GPIO pin can then multiplex between the two sets of merged image sensors.
New Technology Demonstration Platforms
- CMOS to MIPI CSI-2 Camera Bridging Demonstration
- Connects a popular image sensor with MIPI DPI CMOS-type pixel bus to the CSI-2 input on the application processor
- MIPI DSI to LVDS display bridging demonstration
- Connects the applications processor to a Dual Link LVDS display
- MIPI DSI to LVDS Interface Bridging Demonstration
- Connects mobile application processors to large format LVDS displays
- Demonstrates the ability for industrial displays to interface to high volume, high performance mobile Application Processors.
Additional Resources
- Full suite of CrossLink IP can be accessed here: http://bit.ly/2k84sQb
- New CrossLink IPs available in Clarity Designer can be downloaded with Lattice Diamond 3.9 here: http://www.latticesemi.com/en/Products/DesignSoftwareAndIP/FPGAandLDS/LatticeDiamond.aspx
CrossLink evaluation boards with the new IPs are available now from Lattice and its distributors. To learn more, please visit www.latticesemi.com/CrossLink.
About Lattice Semiconductor
Lattice Semiconductor (NASDAQ: LSCC) provides smart connectivity solutions powered by our low power FPGA, video ASSP, 60 GHz millimeter wave, and IP products to the consumer, communications, industrial, computing, and automotive markets worldwide. Our unwavering commitment to our customers enables them to accelerate their innovation, creating an ever better and more connected world.
For more information about Lattice please visit www.latticesemi.com.
|
Related News
- Lattice Semiconductor Expands Automotive Product Portfolio With Addition of ECP5 and CrossLink Programmable Devices
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Lattice Semiconductor Further Expands CrossLink Applications with Modular IP Cores
- Lattice Semiconductor Expands Its Revolutionary ispClock Family with Programmable, Zero-Delay Clock Generator Devices
- Lattice Expands Automate Solution Stack and Propel Design Tool Capabilities to Accelerate Industrial Application Development
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |