Oski Technology Launches Formal Verification IP Portfolio for ARM AMBA Interface Protocols
MOUNTAIN VIEW, CA-- Feb 22, 2017 - Oski Technology, Inc., the leader in formal verification methodology and services, today announced its move into verification intellectual property (VIP) with immediate availability of the Oski Formal Verification IP Library for ARM® Advanced Microcontroller Bus Architecture (AMBA®) interface protocols.
The library, silicon proven through its widespread use by Oski for formal sign-off at semiconductor companies worldwide, offers verification engineers a way to test protocol compliance through exhaustive formal testing of system-on-chip (SoC) designs. It is portable across the spectrum of verification technologies and methodologies and compatible with a variety formal verification, simulation and emulation tools. Each component offers comprehensive checking, including interface protocol and configuration checks and system-level properties.
"We want to make it easier for people to be successful with formal verification," remarks Roger Sabbagh, Oski's vice president of applications engineering. "Formal verification engineers now can leverage Oski's years of experience and skill with our silicon-proven VIP library for formal verification sign-off."
VIP library components currently are available for both interface protocol rules and coherency properties for all revisions of the ARM Coherent Hub Interface (CHI) and AXI Coherency Extension (ACE) standards. The Oski Formal VIP Library includes AMBA 5, AMBA 4 and AMBA 3 ARM protocols and are designed for both register transfer level (RTL) block verification and architectural verification applications. Using advanced formal abstraction techniques, Oski VIP are crafted carefully for maximum efficiency of formal analysis.
Arteris is a leading network-on-chip (NoC) provider and extensively uses the Oski Formal Verification IP Library. "We achieved enhanced verification productivity and design quality by deploying Oski's Formal Verification IP on our NoC designs," says Arteris' vice president of engineering Joe Butler. "Adding the library to our formal verification methodology ensured we were able to verify our compliance to ARM protocols for an exhaustive number of possible use cases, which is impractical with simulation alone."
Availability and Pricing
The Oski Formal Verification IP Library for AMBA interface protocols is available now.
Pricing is available upon request.
For details, go to: http://bit.ly/2mi7z4R
Oski Technology at DVCon
Oski Technology will demonstrate its new Oski Formal Verification IP Library in Booth #205 during DVCon at the DoubleTree Hotel, San Jose, Calif. Attendees will be able to see how-to demonstrations of the Oski Formal Sign-Off Methodology™ and Abstraction Models™ to achieve End-to-End Formal™ verification and complete coverage as well.
DVCon's exhibits open Monday, February 27, with the yearly Booth Crawl from 5 p.m. until 7 p.m. Additional exhibit hours will be held Tuesday, February 28, and Wednesday, March 1, from 2:30 p.m. until 6 p.m.
Vigyan Singhal, Oski's president and chief executive officer, will be a speaker during the Synopsys-sponsored tutorial "Formal Verification Methodology: Maximizing Productivity and Achieving Formal Closure with Confidence." It will be held in the Cascade meeting room, Thursday, March 2, from 2 p.m. until 5:30 p.m.
More information about DVCon can be found at: www.dvcon.org
About Oski Technology
Oski Technology has established itself as an unsurpassed global leader in the domain of formal verification methodology and services. Founded in 2005, Oski serves six out of the top seven semiconductor design companies, helping them to accelerate their verification process and produce higher quality designs than simulation alone allows. As the semiconductor industry's only fully dedicated formal services provider, Oski has assembled the world's most focused team of specialists that draw on hundreds of man-years of collective experience. Oski reset the benchmark for formal verification with innovations such as its Formal Sign-off™ methodology, End-To-End Formal™ checkers and Oski Abstraction Models™. Oski's publications, training sessions and events, such as the Decoding Formal Club, are recognized industry-wide as valuable resources of formal applications knowledge. Contact Oski today and discover how it can help you overcome your most critical verification challenges with formal verification.
|
Related News
- Cadence Verification IP Significantly Reduces Verification Turnaround Time for ARM AMBA 4 Protocols
- Axiomise launches Essential Introduction to Practical Formal Verification Training
- Introducing the largest portfolio of Verification IP Cores for all types of Testbench verifications of different protocols and interfaces for your advanced Design IPs which are now available for immediate licensing
- SmartDV Broadens Support for Arm AMBA Protocol with Verification IP Solutions for AMBA CHI, CXS, LPI
- Synopsys Announces Verification IP and Test Suite for Arm AMBA ACE5 and AXI5
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |