Avery Design Systems Focuses on Ultra HD Display VIP Portfolio
TEWKSBURY, MA., February 27, 2017 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability its expanded Display VIP portfolio including support for HDMI 2.0b, DisplayPort 1.4, Embedded DisplayPort (eDP) 1.4b, DSI-2, and DSC 1.2.
Today’s display technologies support an array of advanced consumer electronics, personal computers, automotive infotainment, and mobile devices with spectacular video and audio capabilities including the latest in 3D and 8K/10K HD video, content protection, HD audio, compression, and device control. Avery Display VIP portfolio enables designers to verify their designs conform to the vast array of display resolution and audio channel parameter sets and testing integrated video, audio, control, dynamic reconfiguration, compression, and low power modes of operation.
The Avery Display VIP portfolio supports
- Verification of both transmitter/source and receiver/sink and PHY designs
- Automated dynamic Video and Audio traffic generation and PHY bit rate clock generation delivering fully accurate frame synchronization timing of multiple video and audio sources based on various shaping parameters including random receiver/sink device peripheral parameter set, interleaved/multiple packet control, interleaved frames control, line and frame blanking intervals
- Standard DSC extensions using VESA C model encoder/decoder
- Comprehensive protocol checking and coverage report
- Functional traffic, error, and operational and power modes coverage
- Protocol analyzer tracker reporting at all layers
- Error injection and scoreboarding supported through common callback for layer-specific inspection and error injection using methods to in-line modify, drop, inject packet ahead/behind, force next state
- Conformance testsuites including Standards-based and Avery custom tests
- Verified with multiple IP vendor partners including SLI, Arasan, LnT, Mixel
- Native SystemVerilog/UVM implementation
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, Unipro, CSI-2/DSI-2, Soundwire, Sensewire, DDR/LPDDR, HBM, HMC, ONFI/Toggle, NVM Express, SAS, SATA, eMMC, SD/SDIO, CAN FD, LIN, FlexRay, HDMI, and DisplayPort standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Avery Design Systems Hot Verification IP
Related News
- Metrics Partners with Avery to Expand Cloud Verification with Robust VIP Portfolio
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |