JEDEC Updates Standards for Low Power Memory Devices
ARLINGTON, Va., USA – MARCH 8, 2017 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD209-4B, Low Power Double Data Rate 4 (LPDDR4) and JESD209-4-1, Addendum No. 1 to JESD209-4, Low Power Double Data Rate 4X (LPDDR4X). Both mobile memory standards are designed to significantly boost memory speed and efficiency for mobile computing devices such as smartphones, tablets, and ultra-thin notebooks. Developed by JEDEC’s JC-42.6 Subcommittee for Low Power Memories, these documents are available for free download from the JEDEC website.
This latest revision of LPDDR4 offers several updates intended to achieve even higher performance over the previous version of the standard, including:
- Addition of a single-channel die option for smaller applications
- Addition of new MCP, PoP and IoT packages
- Additional definition and timing improvements for the highest 4266 Mbps speed grade
The new LPDDR4X standard is an optional extension intended to offer product designers options for further power reduction as well as on die termination (ODT) flexibility. In LPDDR4X, the I/O supply voltage (VDDQ) is reduced from 1.1 V to 0.6 V. This 40% voltage reduction leads to much lower power usage when sending and receiving data from the memory device, which is particularly beneficial for smartphones and other handheld devices. In addition, LPDDR4X supports easily programmable command bus termination for high memory density systems.
“The demand for memory solutions that will enable mobile devices to offer greater performance with lower power usage continues to grow, and JEDEC remains committed to developing and modifying our standards to meet these performance expectations,” said Mian Quddus, JEDEC Board of Directors Chairman.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- JEDEC Updates Standard for Low Power Memory Devices: LPDDR5
- JEDEC Updates Standards for Low Power Memory Devices
- JEDEC Releases LPDDR4 Standard for Low Power Memory Devices
- JEDEC Publishes New and Updated Standards for Low Power Memory Devices Used in 5G and AI Applications
- JEDEC Publishes Update to LPDDR5 Standard for Low Power Memory Devices
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |