ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
San Jose, Calif. – March 15, 2017 – Sonics, Inc., the world’s foremost supplier of on-chip network (NoC) and power management technologies and services, today introduced ICE-G3™, the second product in the Energy Processing Unit (EPU) family based on the ICE-Grain Power Architecture™. ICE-G3 includes all of the on-chip power management capabilities of ICE-G1™ EPU with the addition of a key new component called the cluster controller. The cluster controller supports definition of complex power states at the system level and implements those system states by closely coordinating the actions of up to 256 lower-level power grain controllers in an EPU design. Sonics has also enhanced its EPU Studio™ development environment to ease definition and automate generation of cluster controllers.
“Power architects designing complex systems need tight control over system power state transitions to optimize their total energy savings,” said Drew Wingard, CTO of Sonics. “ICE-G3 provides greater system level abstraction for on-chip power management as the cluster controller orchestrates the action of local grain instances. The cluster controller allows designers to describe state transitions with hardware protection against making illegal state transitions and much better coordination of the operation of individual power grain controllers. For example, when turning power back on, the cluster controller ensures proper ordering and priority.”
Ad |
FlexNoC 5 Network-on-Chip (NoC) FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults. |
As designers partition their system-on-chip (SoC) into a larger number of managed power grains to save energy, they often encounter increasing interdependencies across grains, especially during the sequencing of power state transitions. ICE-G3 cluster controllers enable designers to define cluster operating points with specific power states for each grain controller. The cluster controller maps incoming events into desired operating points, then sequences each grain controller to the specified power state based on user-defined ordering groups that can vary based on operating point.
Cluster controller operating points are more powerful than conventional system power states in several ways: 1) they provide hardware protection against illegal operating point transitions, which greatly simplifies power control verification; 2) they support hierarchy, so an SoC-level cluster controller can drive a set of subsystem-level controllers to exploit regularity and enhance reuse; and, 3) they are implemented in fast hardware, ensuring that system power control can leverage the massive MSPS (millions of power states per second) capabilities of EPUs – without losing the ability to change the power control system in software.
Take an ICE-G3 Test Drive with the EPU Studio Configuration Trial
Sonics has built a customer engagement model for ICE-G3 that represents a first for semiconductor IP vendors. The EPU Studio Configuration Trial lets designers test drive the actual IP using the EPU Studio development environment and only requires execution of a simple NDA rather than a full Evaluation License. The Trial features a fully integrated, step-by-step tutorial to help designers grasp EPU concepts while they rapidly design an EPU for an IoT sensor design in the environment. To request the Configuration Trial, visit www.sonicsinc.com and click on the Free Trial button.
ICE-G3 is available now. For pricing and more information, contact your Sonics sales representative.
About Sonics, Inc.
Sonics, Inc. (San Jose, Calif.) is the trusted leader in on-chip network (NoC) and power-management technologies used by the world’s top semiconductor and electronics product companies, including Broadcom®, Intel®, Marvell®, MediaTek, and Microchip®. Sonics was the first company to develop and commercialize NoCs, accelerating volume production of complex systems-on-chip (SoC) that contain multiple processor cores. Based on the ICE-Grain™ Power Architecture, Sonics’ ICE-G1™ is the industry’s first complete Energy Processing Unit (EPU), which enables rapid development of SoC power management subsystems. Sonics is also a catalyst for ongoing discussions about design methodology change via the Agile IC Methodology LinkedIn group. Sonics holds approximately 150 patent properties supporting customer products that have shipped more than four billion SoCs. For more information, visit www.sonicsinc.com.
|
Related News
- ICE-P3 EPU Upgrade Simplifies Control Of On-Chip And External Resources To Save More Power In SoC And MCU Designs
- ICE-P3 EPU Integrates Temperature-Compensated Voltage And Frequency Control For Maximum Energy Savings
- Sonics Develops Industry's First Energy Processing Unit Based on the ICE-Grain Power Architecture
- Sonics Introduces Semiconductor IP Industry's First Power Management Solution Combining Fine-Grain Partitioning and Autonomous Control
- Sonics Receives New Patent For Intelligent Power Controller
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |