Space Codesign to Announce SpaceStudio V3 to Facilitate Functional Verification and Validation of Embedded Systems
The new version introduces enhanced functional validation and verification that expedite the work of embedded software developers and system designers.
Montreal, QC -- March 21, 2017 -- Space Codesign Systems, a leading provider of an end-to-end automated hardware/software co-design software solution - from high-level functional specification to architectural and RTL (Registered Transfer Level) coding phase, introduces SpaceStudio version 3. The new version of Space Codesign’s tool will enable embedded software developers and system designers to accelerate the functional verification and design-validation cycle, improve code quality and lower SoC design costs.
System architects struggle to exploit parallelism of sequential programs by extracting the different granularities of an application and achieving the optimized architecture. “Early-stage decision making with a multiprocessor FPGA systems has always been tricky,” says Dr. Guy Bois, founder and president of Space Codesign Systems. “Our solution provides developers with architectural validation and a simple development environment for system prediction.”
SpaceStudio V3 provides a simulation environment to validate and predict performance of early-designed applications. The solution allows system designers to run the exact algorithm but on different targets (e.g., hardware [HLS], software [C++], etc.) without the need to duplicate functional elements. Thus, it accelerates the development process and helps system designers to pinpoint which system architecture is the most efficient for a specific application. For applications where computational functions can operate on a distinct dataset, such as for an image analysis algorithm, a multi-instance support can replicate several instances of these functions as software threads and/or hardware accelerators.
To learn how to explore hardware/software trade-offs using functional validation and verification, while ensuring efficient power consumption, access our new website and read more about the SpaceStudio solution or contact us directly about a specific inquiry.
About Space Codesign Systems
Founded in 2008, Space Codesign Systems Inc. offers virtual platform technology products and services for the creation of embedded systems applications centered on ESL (Electronic System Level) design technology and hardware/software codesign methodology.
Space Codesign Systems’ technology was initially developed in the Microelectronics and Microsystems Group (GRM2) at the Polytechnique Montréal, where the SpaceStudio technology matured to become a powerful and unique front-end design tool. The pioneering HW/SW co-design technology produced by Space Codesign Systems enables designers around the world to enjoy a higher level of abstraction and executable representation for embedded systems design.
|
Related News
- Space Codesign Systems Announces Support of Zynq UltraScale+ MPSoC
- Imperas and T&VS Partner to Update Software Verification and Validation Methodology for Embedded Systems
- SpaceStudio Hardware Software Codesign Tool Expands Offering to New SoC Design Markets
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- Arm and Co-Design Automation Provide High-Speed Co-Verification Solution for Embedded Systems
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |