Intel Shows Life Beyond CMOS
R. Colin Johnson, EETimes
4/3/2017 01:20 PM EDT
PORTLAND, Ore. ‐Intel described more than a dozen technologies to transcend the limitations of CMOS it is developing in conjunction with universities and the Semiconductor Research Corp. industry consortium at the International Symposium on Physical Design (ISPD 2017) here last month.
Intel's ultimate goal is to achieve significantly lower energy per operation for computation while utilizing the same fabs.
"We are looking beyond CMOS logic and computation methods to discover how to do it differently," said Ian Young, a senior fellow in with Intel's Technology Manufacturing Group and director of exploratory integrated circuits in components research. "We want to lower the power supply voltage well below 0.5V, but the 60mV per decade sub-threshold swing of the MOSFET limits us from doing this for CMOS logic."
E-mail This Article | Printer-Friendly Page |
|
Related News
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards