Sonics SMART Interconnect Intellectual Property for Advanced Sytem on Chip Designs Optimized for Texas Instruments Wireless Platform
Mountain View, California - 2002/10/21 - Sonics, Inc. today announced it will provide Texas Instruments (TI) with early access to a new generation of Sonics SMART interconnect intellectual property products for the implementation of system on chip (SOC) designs. Details of the new architecture, code-named "Tiger Shark," which has been optimized for the application demands of TI's wireless platform product families, will be revealed late this year when the first product starts shipping to advance licensees.
"The combination of TI's market leadership and expertise in developing high performance, low power wireless solutions and Sonics' new architecture will benefit even the most power-sensitive applications," said Grant Pierce, president and CEO of Sonics, Inc. "This is the first of several cooperative development programs to ensure Sonics products evolve with the cooperation and perspective of the SOC industry's leaders."
"TI is working closely with Sonics to develop a product that enables TI to rapidly deliver SOCs for different market segments, such as wireless terminals and PDAs, while ensuring low power and high performance for its customers," said Yves Masse, chief OMAP architect and TI Fellow. "TI's wireless expertise coupled with the unique functionality and flexibility of Sonics' SMART interconnect products will enable us to create families of application-specific SOC designs for leading manufacturers."
Both Sonics and TI are board members in the Open Core Protocol International Partnership (OCP-IPTM) that promotes a complete socket standard to ensure rapid creation and integration of interoperable intellectual property cores. Sonics has committed that products based on its new architecture will be fully OCP-compliant.
About Sonics, Inc.
Sonics, Inc. is a premier developer of intelligent semiconductor intellectual property (IP) solutions that dramatically accelerate complex system-on-chip (SOC) designs while minimizing risk. The Sonics Methodology and Architecture for Rapid Time-to market (SMART ) initiative is a comprehensive collection of products, services and partnerships to ensure customer success when utilizing Sonics' SMART interconnect IP. SMART users can develop devices with higher functionality, lower power consumption and lower cost while achieving greater SOC complexity faster. Major semiconductor and systems companies have embraced Sonics SMART products for SOC applications in the communications, networking and multimedia markets, often reporting better than six-month design time savings with reduced design and manufacturing risks. For more information, see www.sonicsinc.com.
|
Related News
- Texas Instruments and Sonics Enter New Agreement for Wider Use of SMART Interconnect IP in Wireless OMAP Platform from Texas Instruments
- Texas Instruments Adopts Sonics SMART Interconnect(TM) Solutions for OMAP(TM) 3430 Application Processor
- IDT And Texas Instruments Development Platform Enables Higher Performance and Faster Time to Market for 3G Wireless Base Station Designs
- eMemory's NeoEE Technology Advanced into BCD Process Platform, Augment P-Gamma Silicon Intellectual Property Product Range and Accelerate the Integration Power Management ICs
- Ittiam Enables 720p High Definition Multimedia on Portable Devices With Smart Codecs on the Texas Instruments OMAP3 platform
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |