Silicon Access Networks Announces iFlow Development System
Hardware Development Platform Provides Proving Ground for iFlow™ Chipset Designs
SAN JOSE, Calif. - October 22, 2002 - Silicon Access Networks, an industry leader in IC data path packet processing solutions, today announced availability of the iFlow™ Development System (iDS), a complete hardware development platform for performance evaluation and networking applications development based on the 20Gbps iFlow Data Path Processing platform. The platform includes the iFlow Packet Processor (iPP), iFlow Address Processor (iAP), iFlow Classifier (iCL) and iFlow Accountant (iAC). The iFlow solution enables a new level of services and reliability in Metropolitan, Wide Area and Enterprise network routers and switches.
With the iDS, Silicon Access Networks becomes the first company of its kind to deliver working silicon, a complete software toolset and an integrated development system.
"The iDS represents a significant architectural milestone for Metropolitan/Enterprise Gigabit Ethernet and Packet-over-SONET applications," said Perry Constantine, president and CEO of Silicon Access Networks. " "Being the first company to deliver working silicon in an integrated design system has established Silicon Access as the industry leader in providing the most innovative and reliable solutions for network routers and switches."
The iDS is a hardware platform consisting of a physical interface module, a data path processing module, a traffic management/loopback module and a control plane module. It is based on a modular design, which allows for removable optical interfaces as well as traffic management and fabric interface support. The individual modules connect over standard interfaces: SPI 4.2 for packet data and PCI for control plane data.
The iDS works in conjunction with the iFlow Reference Software (iRS) and iFlow Programmer's Environment (iPE) which provides a consistent interface for both system emulation and hardware development. It can be used to jumpstart hardware and software development programs, and ships complete with all software source code, hardware schematics and Gerber files.
The iDS will be available in Q4 2002 at a cost of $60,000. It is available in multiple system configurations, to meet the cost and application requirements of a variety of customers.
About Silicon Access Networks, Inc.
Silicon Access Networks, a communications semiconductor company, offers the only complete Data Path Processing Platform (DP3) solution for wide area, metropolitan and enterprise switching and routing applications. The iFlow DP3 solution delivers a quantum leap in performance and density over competing solutions. Founded in 1997, Silicon Access Networks is headquartered in San Jose, California, with R&D facilities located in Ottawa, Ontario. The company is a member of the Network Processing Forum (NPF), the 10 Gigabit Ethernet Alliance, the Optical Internetworking Forum (OIF) and the ATM Forum. For more information, visit www.siliconaccess.com.
Silicon Access Networks, the Silicon Access Networks Logo, iFlow, are trademarks of Silicon Access Networks Incorporated. All other trademarks are property of their respective companies.
Related News
- Cadence Opens and Extends Verification IP Catalog for Use Across Silicon, SoC and System Development
- Actel's New Core1553 Development Kit Gives Access to MIL-STD-1553B Bus Evaluation System Based on Fusion Mixed Signal FPGAs
- Parama Networks Introduces Transport System on a Chip (SoC) Technology Platform to Speed Development of Next Generation transport equipment
- Silicon Access Networks Broadens IP Offering: Full I/O cell library in TSMC 0.13G to be offered in addition to NPSI and SFI IP blocks
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |