NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
ISPD Predicts Chip Futures
Machine Learning to Determine Architectures
R. Colin Johnson, EETimes
4/6/2017 10:31 AM EDT
PORTLAND Ore. — The paradigm of real-time machine learning is eliminating many of the human-driven elements in the physical design of microchips, according to speakers at the Association for Computing Machinery's (ACM's) International Symposium on Physical Design (ISPD).
IEEE- and Intel-Fellow Pradeep Dubey of Intel's Parallel Computing Lab outlined how cognitive computers will take over many human elements in his keynote presentation the Quest for the Ultimate Learning Machine.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Dolphin Semiconductor transfers HQ to Canada
- Rapidus Collaborates with Synopsys to Shorten Semiconductor Design Cycles
- Frontgrade Gaisler Leads European Initiative for Ultra Deep Sub-Micron Semiconductor Technology for Space Applications
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity