ISPD Predicts Chip Futures
Machine Learning to Determine Architectures
R. Colin Johnson, EETimes
4/6/2017 10:31 AM EDT
PORTLAND Ore. — The paradigm of real-time machine learning is eliminating many of the human-driven elements in the physical design of microchips, according to speakers at the Association for Computing Machinery's (ACM's) International Symposium on Physical Design (ISPD).
IEEE- and Intel-Fellow Pradeep Dubey of Intel's Parallel Computing Lab outlined how cognitive computers will take over many human elements in his keynote presentation the Quest for the Ultimate Learning Machine.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Achronix and BigCat Wireless Collaborate to Deliver Unprecedented Power Efficiency and Performance for 5G/6G Wireless Applications
- lowRISC and SCI Semiconductor Partner to Create First CHERIoT Commercial Tapeout
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Gartner Forecasts Worldwide Semiconductor Revenue to Grow 14% in 2025
- BoS Semiconductors joins UCIe Consortium for its ADAS chiplet SoC family
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards