Rambus Partners with Samsung to Develop 56G SerDes PHY on 10nm LPP Process
Solution brings scalable ADC-based architecture quickly to networking market, supporting transition to 400GbE Ethernet
SUNNYVALE, Calif. – April 20, 2017 – Rambus Inc. (NASDAQ:RMBS) today announced that it is partnering with Samsung Electronics for its recently launched 56G SerDes PHY to be developed on Samsung’s 10nm LPP (Low-Power Plus) process technology.
The industry-leading 56G SerDes PHY delivers enterprise-class performance across the challenging signaling environments typical of high-speed communication systems and provides PAM-4 and NRZ signaling with a scalable ADC-based (analog-to-digital converter) architecture. This new, flexible architecture addresses the long-reach backplane requirements for the industry transition to 400 GB Ethernet applications.
“There is a demand for increased bandwidth and higher performance systems with the rise of data across enterprise applications,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces Division. “Our partnership with Samsung enables us to bring more solutions quickly to market that address the process, power and performance challenges of today’s complex data centers. We are pleased Samsung has selected to work with us, following our successful partnership of the 28G SerDes PHY on their 14nm LPP process technology.”
“Network application is one of our key segments of focus and the composition of our 10LPP network solution and the Rambus 56G solution will be the most competitive choice for high-performance and low-power consumption,” said Ryan Lee, vice president of the Foundry Marketing Team at Samsung Electronics. “Rambus has been a long-term strategic partner with Samsung for high-speed SerDes IP, and this 56G SerDes collaboration will pave the way for the explosive data processing requirements to come.”
The Rambus industry-standard interface offerings are high-quality, complete PHY solutions designed with a system-oriented approach to maximize flexibility in today’s most challenging system environments. For additional information, please visit http://www.rambus.com/serdes.
For additional information on Rambus products and solutions, please visit rambus.com.
|
Related News
- Efinix Partners with Samsung to Develop Quantum eFPGAs on 10nm Silicon Process
- Rambus Announces R+ 28G Serial Link PHY on Samsung 14nm LPP Process
- Rambus Develops R+ DDR4/3 PHY on Samsung 28nm LPP Process
- Rambus Tapes Out 112G XSR SerDes PHY on Leading-edge 7nm Process
- Rambus Announces Portfolio of Advanced Memory and SerDes PHYs on TSMC N7 Process
Breaking News
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |