Amlogic Reduces HW/SW Integration Time for Multimedia SoCs by Two Months Using the Cadence Protium S1 FPGA-Based Prototyping Platform
Fast prototype bring-up and congruency with Palladium Z1 Enterprise Emulation Platform enable early software development
SAN JOSE, Calif., 26 Apr 2017 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Amlogic has adopted the new Cadence® ProtiumTM S1 FPGA-Based Prototyping Platform to deliver multimedia system-on-chip (SoC) designs to market faster. Using the Protium S1 platform, Amlogic accelerated its hardware/software (HW/SW) integration process, resulting in a time savings of two months compared to its previous traditional HW/SW integration method. For more information on the new Protium S1 FPGA-Based Prototyping Platform, visit www.cadence.com/go/protiums1.
Amlogic, an early participant in the Protium S1 platform beta program, found that the platform’s unique implementation and accelerated time to prototype capabilities enabled its engineering team to begin software development on its SoC designs earlier than before. The platform also allowed designers to boot Linux and Android faster and run AnTuTu benchmark scoring in a single day.
“The Protium S1 platform enabled us to successfully run multiple instances of the design in parallel so that we could be much more productive,” said Jerry Cao, software engineering director at Amlogic. “In addition, the platform shares a common compile flow with the Cadence Palladium® Z1 Enterprise Emulation Platform, which allows us to re-use our existing Cadence verification environment and achieve functional congruency between the two platforms.”
The Protium S1 FPGA-Based Prototyping Platform is a next-generation platform that enables early software development, reducing design bring-up time by an average of 80 percent versus traditional FPGA prototyping approaches. The Protium S1 platform further extends the innovation within the Cadence Verification Suite and supports the company’s System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Hiroshima University Research Team Accelerates the Development of a Computer-Aided Medical Diagnosis System with Cadence Tensilica Vision P6 DSP Core and Protium S1 FPGA-Based Prototyping Platform
- Cadence Launches Protium S1 FPGA-Based Prototyping Platform for Early Software Development
- HyperSilicon Releases Xilinx- XCVU440 Based FPGA-Based Prototyping Platform for VLSI (Very Large Scale Integration)Verification
- Hiroshima University Research Team Accelerates Automotive Algorithm Development with Cadence Protium Rapid Prototyping Platform
- New ARM IP Tooling Suite Reduces SoC Integration Time from Months to Days
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |