RISC-V Foundation clarifies '100 errors' reports
April 27, 2017 // By Peter Clarke, eeNews Europe
The RISC-V Foundation has commented on reports that tests performed by researchers at Princeton University had found more than 100 errors resulting from the memory consistency model of high-performance implementations of the RISC-V processor instruction specification.
Krste Asanović, chairman of the RISC-V Foundation, has published an article at the Foundation's website pointing out that although a particular RISC-V design failed over 100 tests, with reference to the C11 high-level programming language, a single change to the RISC-V instruction set architecture (ISA) specification could eliminate all these failures
The article stresses that the unmodified Rocket core did not exhibit any illegal behavior because it does not reorder memory accesses aggressively. The problematic behavior occurs when additional re-ordering is done that would be legal under the current version of RISC-V. "It is important to note that a failed litmus test does not correspond one-to-one with errors in the MCM, as a single change in the MCM could remove all litmus test failures," Asanović said in his blog.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Interview with Rick O'Connor of RISC-V Foundation
- Will RISC-V reduce auto MCU's future risk?
- Quintauris launches the first RISC-V profile for today's real-time automotive applications
- Semidynamics' Aliado SDK Accelerates AI Development for RISC-V with Seamless ONNX Integration
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Breaking News
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- BrainChip Gives the Edge to Search and Rescue Operations
- Shifting Sands in Silicon by Global Supply Chains
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone