After Moore's Law - What?
Junko Yoshida, EETimes
5/5/2017 00:01 AM EDT
The semiconductor industry must, at last, outgrow its obsession with pitch shrinkage, and go creative with the "heterogeneous integration of different technologies" to push economic growth.
The Intel people might as well keep insisting that Moore’s Law isn’t dead, and that their 14-nm chip can pack more transistors than their rivals. That’s Intel being Intel, with a narrative that serves its purpose.
But this story doesn’t necessarily apply to other chip companies looking for a better valuation.
Node names have become meaningless. The death of Moore’s Law has been greatly exaggerated, leaving no clear alternative law for chip designers to believe and blindly follow.
The semiconductor industry must, at last, outgrow its obsession with pitch shrinkage, and go creative with the “heterogeneous integration of different technologies” to push economic growth, according to Nicky Lu, chairman, CEO and founder of Etron Technology.
In short, it’s time to stop using Moore’s Law as a security blanket.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs