Xilinx Announces Integration of 56G PAM4 Transceiver Technology into its Virtex UltraScale+ FPGAs
Devices to accelerate next wave of Ethernet deployment for wired and data center interconnect
SAN JOSE, Calif. -- May 17, 2017 -- Xilinx, Inc. (XLNX) today announced integration of 56G PAM4 transceiver technology into its industry-leading Virtex® UltraScale+™ FPGAs. Built upon proven 16nm FinFET+ FPGA fabric, these devices will expand the Virtex product line to drive the next wave of Ethernet deployment and provide seamless migration of existing systems to next-gen backplane, optics, and high performance interconnects.
Targeted for wired communications, data centers, and wireless backhaul applications, the integrated devices enable customers to double bandwidth on existing infrastructure by breaking through the physical limitations of data transmission at 56G+ line rates.
"Xilinx is leading the charge on transceiver technology with the infusion of 56G PAM4 into our 16nm FPGAs," said Ken Chang, vice president, SerDes Technology Group at Xilinx. "These new devices are built upon a proven FPGA foundation and are in alignment with the vast ecosystem of optics, ASICs, and backplanes soon to be deployed."
Today's announcement signals another milestone for Xilinx transceiver leadership after the company was first to demonstrate 56G PAM4 transceiver technology on a 16nm programmable device in 2016. View the Xilinx 56G PAM4 technology demo and contact your local sales representative for more information.
About Xilinx
Xilinx is the leading provider of All Programmable semiconductor products, including FPGAs, SoCs, MPSoCs, RFSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, 5G Wireless, Embedded Vision, and Industrial IoT. For more information, visit www.xilinx.com.
|
Search Silicon IP
Xilinx, Inc. Hot IP
Related News
- Xilinx Announces General Availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 Instances
- Xilinx Unveils Details for New 16nm Virtex UltraScale+ FPGAs with High Bandwidth Memory and CCIX Technology
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- StreamDSP Serial FPDP Now Supports Xilinx UltraScale+ and Altera Stratix-10 FPGAs
- Enyx Premieres 25G TCP and UDP Offload Engines with Xilinx Virtex UltraScale+ 16nm FPGA on BittWare's XUPP3R PCIe Board
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |