Acacia Communications Reduces Simulation Regression Turnaround Time by 2X Using Synopsys VCS Fine-Grained Parallelism Technology for High-Speed Optical Interconnect SoCs
MOUNTAIN VIEW, Calif. -- May 18, 2017 -- Synopsys, Inc. (NASDAQ: SNPS) today announced that Acacia Communications has successfully deployed Synopsys VCS Fine-Grained Parallelism (FGP) technology in production, to reduce regression turnaround time (TAT) by 2X. With its seamless integration into Acacia's VCS simulation regression environment on existing X86 hardware platform, VCS FGP delivered these simulation performance gains without any changes or disruption to the existing simulation flow.
"In order to perform comprehensive verification of our high-speed optical networking and interconnect products, we run daily simulation regressions that include more than 2000 complex test scenarios," said Jon Stahl, ASIC Manager at Acacia Communications. "With VCS FGP we reduced our regression TAT from 20 hours to under 12 hours, leaving our engineers with a full 12-hour window to analyze and fix any failures before the next regression run. This has resulted in a significant productivity boost for our verification efforts."
VCS FGP technology uses existing multi-core and many-core x86 CPU platforms to accelerate simulation performance. FGP is native to VCS simulation engines, therefore no changes or disruption to the existing simulation flows is required. All existing VCS features such as save-restore, NLP, X-Propagation simulation, and Verdi® debug with parallel FSDB continue to work as before with no changes necessary to the design or testbenches.
"We continue to extend our market leadership in simulation performance and innovate on our VCS FGP technology," said Ajay Singh, vice president of engineering for the Synopsys Verification Group. "As our customers deploy VCS FGP in production, they achieve significant productivity and TAT gains with these performance innovations."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- IC Compiler II with Advanced Fusion Technologies Delivers Optimal QoR and Reduces ECO Turnaround Time More Than 40% at Juniper Networks
- Xilinx Slashes Simulation Time From Months To Minutes With Next Generation Software Platform For High-Speed DSP Design
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |