Synopsys Announces Availability of DesignWare IP on Samsung 14LPP and 10LPP Process Technologies
Silicon-Proven IP Portfolio Provides Low-Risk Path to Silicon Success for SoC Designs on Samsung's Advanced Process Technologies
MOUNTAIN VIEW, Calif., May 24, 2017 -- Synopsys, Inc. (Nasdaq:SNPS), today announced availability of a broad portfolio of DesignWare® IP on Samsung Electronics' 14LPP and 10LPP process technologies including USB 3.1/3.0/2.0, PCI Express® 4.0, HDMI 2.1/2.0, LPDDR4 and DDR4. This latest development on Samsung's advanced process technologies builds on more than 10 years of successful collaboration between the two companies, providing designers with high-quality IP that enables them to lower integration risk and achieve first-pass silicon success.
"Samsung Foundry's collaboration with Synopsys over the last decade has enabled our mutual customers to achieve silicon success in millions of production units," said Ryan Lee, vice president of Foundry Marketing Team at Samsung Electronics. "As designs get more complex and migrate to advanced technologies, it is very important to partner with Synopsys to develop high-quality IP solutions that enable our customers to differentiate their products, accelerate schedules and quickly ramp into production with our 14LPP and 10LPP process technologies."
"Our long and successful collaboration with Samsung Foundry has enabled us to provide designers with a broad portfolio of silicon-proven DesignWare IP on Samsung's process technologies ranging from 180-nm to 10-nm," said John Koeter, vice president of marketing for IP at Synopsys. "As the leading provider of physical IP with more than 75 test chip tapeouts on FinFET processes, Synopsys makes significant investments in developing IP on advanced nodes to help designers meet their power, performance and area targets."
Availability
- DesignWare USB 3.0 and HDMI 2.0 for Samsung 14LPP process are available now.
- DesignWare USB 2.0, USB 3.1, PCI Express 4.0, HDMI 2.1, LPDDR4, and DDR4 for Samsung 14LPP and 10LPP processes are scheduled to be available and silicon validated in the second half of 2017.
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, complete interface IP solutions consisting of controller, PHY and next-generation verification IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Collaborates with Samsung Foundry to Develop DesignWare IP for Samsung 8-nm FinFET Process
- Synopsys IC Validator Certified by Samsung for 10LPP Process Technology Physical Signoff
- Mentor Announces Availability of Qualified Reference Flow to Help Designers Achieve Success with Samsung 14LPP Process Technology
- Synopsys Galaxy Design Platform Certified for Samsung Foundry 14LPP FinFET Process
- Synopsys Announces Availability of DesignWare Non-Volatile Memory IP for TowerJazz 180-nm Process Technology
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |