Moortec to exhibit at the 2017 TSMC Europe OIP Ecosystem Forum and Technology Symposium in Amsterdam
May 30, 2017 -- Moortec Semiconductor will be exhibiting at the 2017 TSMC Europe OIP Ecosystem Forum and Technology Symposium in Amsterdam on Monday 12th and Tuesday 13th June. The events are taking place at the Hilton Amsterdam Airport, Schiphol so why not come and meet us at our booth and discuss in person how your advanced node System on Chip (SoC) programme can benefit from Moortec's high performance In-Chip Sensors.
Moortec provide market-leading embedded monitoring IP subsystems for today’s technologies and specialise in high accuracy, highly featured embedded Process, Voltage and Temperature (PVT) sensors. Moortec's IP enables SoC designs to be performance optimised and monitored on a per die basis and offers support for AVS/DVFS.
If you are working on advanced node technologies it is highly likely that your SoC will require monitoring to enhance real-time performance optimisation and lifetime reliability. Understanding how the chip has been made (process) as well as understanding its dynamic conditions (voltage supply and junction temperature) has become a critical requirement for advanced node semiconductor design.
Moortec offers a range of 'off the shelf' monitoring IP on TSMC 40nm, 28nm, 16nm and have recently announced the availability of their design kit on TSMC’s 7nm process.
Moortec will also be presenting a paper at the event entitled “Practical Experiences with Setting up the 7nm Digital Flow” The paper describes some practical experiences when setting up the TSMC 7nm digital flow. The digital cell characterisation, LEF generation, synthesis and place & route used Liberate, Abstract, Genus and Innovus respectively.
Moortec are also the current holders of the TSMC Open Innovation Platform Partner of the Year Award for the New IP category.
About Moortec
Established in 2005 Moortec provides compelling embedded subsystem IP solutions for Process, Voltage & Temperature (PVT) monitoring, targeting advanced node CMOS technologies from 40nm down to 7nm. Moortec’s in-chip sensing solutions support the semiconductor design community’s demands for increased device reliability and enhanced performance optimization, enabling schemes such as DVFS, AVS and power management control systems. Moortec provides excellent support for IP application, integration and device test during production.
If you would like to arrange a meeting at the event please contact Ramsay Allen on +44 1752 875133 or email: ramsay.allen@moortec.com
For more information please visit www.moortec.com
|
Related News
- Moortec to exhibit at the TSMC Europe Open Innovation Platform Ecosystem Forum & Technology Symposium
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 TSMC China OIP Ecosystem Forum in Shenzhen
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 TSMC OIP Ecosystem Forum in Santa Clara
- Moortec to exhibit at the TSMC 2016 China OIP Ecosystem Forum in Beijing
- TSMC Showcases Leading Technologies at Online Technology Symposium and OIP Ecosystem Forum
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |