New Cadence Virtuoso System Design Platform Provides Seamless Design Flow Between IC, Package and Board
Solution integrates the Virtuoso platform with Allegro and Sigrity technologies to streamline overall design process and significantly improve productivity and cycle time
SAN JOSE, Calif. -- May 30, 2017 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the Cadence® Virtuoso® System Design Platform, a formal, streamlined and automated co-design and verification flow between the Cadence Virtuoso platform and Allegro® and Sigrity™ technologies. This higher level of integration enables engineers to design concurrently across the chip, package and board. By automating what has until now been a manual process, the Virtuoso System Design Platform minimizes errors and can reduce layout versus schematic (LVS) time between IC and package from days to minutes. For more information, visit www.cadence.com/go/virtuososdp.
Until now, advances in silicon technology have been sufficient for continued improvement in microelectronics products. Given the complexity of today’s chips, packages and boards, ICs based on both silicon and non-silicon materials are now required to design optimal high-performance systems. As a result, this trend is driving the need for engineers to integrate multiple heterogeneous technologies in a single product, affecting the performance and functionality of ICs and introducing a new set of challenges for semiconductor companies. To address these challenges, Cadence has developed a novel, cross-platform solution that streamlines and automates the design of a package or module featuring off-chip devices and multiple ICs based on differing process design kits (PDKs).
The Virtuoso System Design Platform allows IC designers to easily include system-level layout parasitics in the IC verification flow, enabling time savings by combining package/board layout connectivity data with the IC layout parasitic electrical model. The resulting automatically generated “system-aware” schematic can then be easily used to create a testbench for final circuit-level simulation. Until now, designers were only able to make changes after time-consuming manual checks involving spreadsheets and other ad hoc/manual methods, which can take days. By automating this entire flow, the Virtuoso System Design Platform eliminates the highly manual and error-prone process of integrating system-level layout parasitic models back into the IC designer’s flow, reducing days of work to mere minutes.
“We had been looking for a solution that created a tighter level of integration between our Virtuoso IC designers and our Allegro package design team,” said Toshihiko Himeno, group manager of the Design Methodology & Infrastructure Group at Toshiba Memory Corporation. “The new Cadence Virtuoso System Design Platform enables us to design a single hierarchical schematic to drive both IC and package layout while providing LVS checking, along with automating the library development process. We believe this new streamlined methodology will help to reduce our design-time cycles. Not only does the Virtuoso System Design Platform save us valuable time, but it eliminates what had until now been an error-prone process, giving us confidence that we’re taping out an accurate design.”
“With the increasing complexity of today’s chips, packages and boards, designing each in isolation is no longer feasible,” said Tom Beckley, senior vice president and general manager of the Custom IC & PCB Group at Cadence. “Cadence’s holistic, end-product focus from chips to packages to boards enables our customers to deliver the best possible systems and devices. With the Virtuoso System Design Platform, our customers can reduce risk and get to market faster with optimized designs featuring multiple heterogeneous ICs, including RF, analog and digital devices. This innovation is yet another result of Cadence’s System Design Enablement strategy.”
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Expands Virtuoso Platform with Enhanced System Design, Advanced Node Support down to 5nm, and Simulation-Driven Layout
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- CoWare Integrates SPW into Cadence System-to-IC Flow
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Cadence's New Flow Automates Custom/Analog Design Migration on TSMC Advanced Technologies
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |