English
Cortus joins RISC-V fan club
June 01, 2017 // By Peter Clarke, eeNews
French intellectual property licensor Cortus SAS (Montpellier, France) has extended its roadmap of processor cores with the addition of a RISC-V implementation dubbed APS3V.
Cortus is generally known for having small transistor count, power efficient cores, when implementing its own proprietary instruction set architecture. Typical applications for Cortus-based ASICs are the Internet of Things (IoT), smart cards, smart sensors & industrial control.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Cortus Hot IP
High performance, flexible, extendible 32 bit microcontroller core featuring exc ... -
Very High Performance Embedded Microcontroller with Dual Issue Pipeline
-
Floating Point Processor for Embedded Systems
-
Compact Implementation of the RISC-V RV32IMC ISA
-
Energy efficient, small footprint, excellent code density, 32 bit microcontrolle ...
Related News
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Bluespec, Inc. Joins the Xilinx Partner Program, Offering Drop-in Ready RISC-V Processors for Xilinx FPGAs
- Cortus Announces the General Availability of a RISC-V Processor Family - from Low End Embedded Controller to 64 bit Processor with Floating Point.
- Microsemi's Mi-V Ecosystem Continues to Expand as New Member Antmicro Joins to Develop Mi-V RISC-V Processor Subsystems for PolarFire FPGAs
- Codasip Joins RISC-V Foundation and Announces Availability of RISC-V Compliant Codix Processor IP
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks