Uniquify's LPDDR4 Super Combo Interface IP in Volume Production at 28nm Low-power Node
IP Guru Will Answer DDR Questions at DAC Booth; Uniquify "Stars of IP" Sponsor
SAN JOSE, CA- - Jun 7, 2017 -- Uniquify, a leading system-on-chip (SoC) fabless manufacturer and DDR memory system intellectual property (IP) provider, today announced that its LPDDR4 Super Combo IP for the 28-nanometer (nm) low-power semiconductor process node is in volume production.
The patented silicon-proven IP breaks the performance barrier by delivering up to 3200 Megabits per second (Mbps) per pin performance for mobile LPDDR4 DRAM. It is the industry's first IP solution to achieve multi-GHz performance in the 28nm node, while a flexible configuration supports other DDR combinations, such as DDR3/4 and LPDDR2/3.
Uniquify's Super Combo DDR IP subsystem includes controller, PHY and I/O components. In addition to meeting the highest memory bandwidth requirements, its capabilities offer SoC developers the lowest-power footprint for optimal power and maximum performance.
"Reliability is critical to DDR subsystems," notes Josh Lee, president and chief executive officer of Uniquify. "We refer to our portfolio of DDR and LPDDR memory IP as the Super Combo because it sets a new benchmark in performance and a low-power footprint. It is also fast, production-proven and reliable, all characteristics chip designers use in their evaluations."
Lee discusses the LPDDR4 Super Combo IP in more detail the video below
Uniquify at Design Automation Conference
Uniquify will demonstrate its latest LPDDR4 memory IP in Booth #521 at the Design Automation Conference (DAC) June 19-21 from 10 a.m. until 6 p.m. at the Austin Convention Center.
The LPDDR4 memory IP presentation will feature Uniquify's innovative self-calibrating logic (SCL) and adaptive bit calibration logic (ABC) that measure timing windows and automatically adjust them to compensate for static and dynamic variation in the subsystem.
A DDR memory system design expert will be available to answer questions from SoC and memory interface designers about lowering power and achieving better performance, area and reliability in memory subsystem design.
To schedule an appointment, contact Peter Robison, vice president of worldwide sales. He can be reached at this email link. More information can be found on the Uniquify website.
"Stars of IP" Sponsors include Uniquify
Uniquify once again will sponsor the "Stars of IP" party held Tuesday, June 20, starting at 7 p.m. at Speakeasy. This private and invitation-only semiconductor IP social event includes hosted bar, food, entertainment and an opportunity to network.
A small number of tickets are available at the Uniquify Booth #521.
About Uniquify
Uniquify, a system-on-chip (SoC) fabless product company, offers design expertise, integration and manufacturing services to leading semiconductor and system companies worldwide in silicon processes down to 14nm and a portfolio of market-leading DDR memory IP. Uniquify's "ideas2silicon" services range from design specification from front-end through physical design, and delivery of manufactured, packaged and tested chips. Uniquify's adaptive DDR IP offers the highest performance with lowest power, smallest area and best system reliability -- a result of its patented self-calibrating technology. Uniquify's headquarters and primary design center is in San Jose, Calif., with additional design and technical support teams in China, India, Japan, Korea and Vietnam. For more information, visit www.uniquify.com.
|
Related News
- Uniquify's LPDDR4 Super Combo IP Delivers 3200Mbps Performance in 28nm Low-Power Process Node
- Sidense's NVM IP Completes TSMC IP9000 Assessment at 90nm Low-Power Process Node
- Magma Delivers Hierarchical Reference Flow for the Common Platform Alliance's 32/28-nm Low-Power Process Technology
- Samsung Electronics and Xilinx Announce Full Production Qualification for Xilinx's Spartan-6 FPGA Family on 45nm Low-Power Process Technology
- Sidense Qualifies 1T-OTP Memory IP at GLOBALFOUNDRIES 55nm Low-Power Process Node
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |