Mentor Catapult HLS Enables Stream TV's R&D Group SeeCubic to Develop Glasses-Free 3D Digital Display IP
June 8, 2017 -- Mentor, a Siemens business, today announced that Stream TV Networks’ R&D center SeeCubic has successfully used Mentor’s Catapult® High-Level Synthesis (HLS) tool to create an IP block that converts 2D or stereo-3D video content to the Ultra-D™ format. The Ultra-D glasses-free 3D technology is able to create a far more realistic and immersive viewing experience than glasses-based 3D technologies. SeeCubic will be demonstrating the technology live on a 65” 4K display in Mentor’s booth (#947) at the Design Automation Conference June 19-21st in Austin, TX.
“Catapult has enabled SeeCubic to develop our real-time conversion IP block without upfront choice of a targeted IC technology,” said Hans Zuidema, CTO of Stream TV Networks. “We have validated the IP design in an FPGA, and retargeting to a new partner’s technology is easily facilitated by Catapult HLS. We are now ready to start deep IC integration with strategic partners for use in mobile devices and display-SoCs.”
This newly developed IP block implements patented, proprietary Ultra-D depth-estimation algorithms. The Catapult HLS C/C++ to register-transfer level (RTL) flow gives designers the ability to make algorithmic changes in late stages of IP development and to mutually optimize the algorithm and the digital micro-architecture. The integrated verification environment allows re-use of the software tests for generated RTL code, which reduces the need for dedicated RTL test-benches by more than 80 percent. The HLS methodology has reduced the overall development effort for SeeCubic by more than 50 percent. The design is fully validated and demonstrable on an FPGA platform; and because Catapult HLS source is technology-independent, designers can easily port designs to various FPGA and ASIC technologies.
Stream TV’s breakthrough Ultra-D technology is the only proprietary glasses-free 3D solution that delivers both a stunning visual display as well as content conversion from any 2D or 3D source.
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- Mentor's Catapult HLS enables Chips&Media to deliver deep learning hardware accelerator IP in half the time
- Mixel's Interface Technology Deployed in the World's FIRST Wide Viewing Glasses-free 3D Laptop
- Russian SoC Leader MRI Progress Licenses Virage Logic's ARC(R) Video 401V Subsystem for Digital TV Applications
- Imagination's new Catapult CPU is driving RISC-V device adoption
- Siemens collaborates with UMC to develop 3D integrated circuit hybrid-bonding workflow
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |