Vidatronic to Exhibit at 54th Design Automation Conference (DAC) in Austin, TX
June 12, 2017 -- Vidatronic, designer and licensor of power management circuit IP, is exhibiting at the 54th annual Design Automation Conference (DAC) this summer in Austin, TX.
Where: Austin Convention Center, Austin, TX USA
When: June 18 – June 22, 2017
The Design Automation Conference (DAC) is recognized as the premier conference for design and automation of electronic systems. DAC offers outstanding training, education, exhibits and superb networking opportunities for designers, researchers, tool developers and vendors. Close to 300 technical presentations and sessions are selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies.
A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging companies in:
- Electronic Design Automation (EDA)
- Intellectual Property (IP)
- Embedded Systems and Software
- Internet of Things (IoT)
- Design Services
As a part of the World of IoT IP Pavilion, Vidatronic will have our technical staff on hand at the exhibit to answer any questions, showcase our power management designs, and provide more information on products and services.
Exhibit Hours: 6/19 – 6/21 | 10:00AM – 6:00PM
Booth Number: IP Pavilion located in the World of IoT, Booth 521
For more information about Vidatronic, download our company brochure.
For additional information and to register for this event, please visit:
|
Related News
- Sankalp Semiconductor to Exhibit at Design Automation Conference - 2019
- Sankalp Semiconductor to Exhibit at Design Automation Conference - 2018
- ClioSoft, OneSpin and Truechip Sponsor the Ninth Annual I LOVE DAC Campaign at the 54th Design Automation Conference
- SilabTech to exhibit at Design Automation Conference
- M31 Debuts at the North American Design Automation Conference, Showcasing IP Solutions for Advanced Processes
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |