The new release of SoC-e IEEE 1588 IP Core supports 10 Gigabit Ethernet
June 16, 2017 --The spectacular increment of IEEE 1588 solution in different sectors is demanding supporting hardware time-stamping in very different media types.
SoC-e PreciseTimeBasic IP core (PTB) core is a media-independent hardware time-stamping solution implemented on the FPGA. It does not require 1588-aware Ethernet Phyters and supports SFP modules (fiber, copper, etc.).
Ad |
Gigabit Ethernet MAC with IEEE 1588 PTP Support and AVB for Auto 400G/800G High Speed Ethernet Controller MAC/PCS/FEC Ethernet TSN MAC 10G/25G |
The new hardware and software release of PTB is now supporting 10 Gigabit Ethernet in combination with Xilinx 10GEMAC. The Reference Designs, including and the Software infrastructure (drivers and PTP stack) are available for Xilinx Zynq SoC and Zynq Ultrascale+ MPSoC.
Related News
- SoC-e's Managed Ethernet Switch now supports up-to 32 ports
- SoC-e Announces New Release of Managed Ethernet Switch (MES) IP Core Supporting DLR for Ethernet/IP
- POSEDGE announces Multi-Port Gigabit Ethernet Switch IP with IEEE 1588 &Audio/visual (AV) bridging Support
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
- 10/100/1000 Gigabit Ethernet PHY IP Cores including MAC Controller is available for immediate licensing for your advanced SOC to drive Data faster and farther
Breaking News
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
E-mail This Article | Printer-Friendly Page |